登录
首页 » VHDL » 非常好的SDRAM Controller 设计文档。工程必备

非常好的SDRAM Controller 设计文档。工程必备

于 2023-08-30 发布 文件大小:436.25 kB
0 159
下载积分: 2 下载次数: 1

代码说明:

非常好的SDRAM Controller 设计文档。工程必备-SDRAM Controller Design of a very good document. Works required

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 这是一个数字时钟数字逻辑电路,整个工程包上传…
    这是一个数字时钟的数字逻辑电路,整个工程打包上传,时钟可以计时、校时、整点报时、定时闹钟。使用电路图实现的。在quatarsII里面仿真的并且下载到DE2板上运行过。-This is a digital clock digital logic circuits, the whole project package upload, the clock could be time, school hours, the whole point timekeeping, timing alarm clock. The use of circuit implementation. The quatarsII inside the simulation, and downloaded to the DE2 board to run-off.
    2022-08-06 10:22:24下载
    积分:1
  • jt2
    基于FPGA的交通灯代码,VHDL语言书写。适合新手学习vhdl语言时使用(FPGA-based traffic light code, VHDL language writing. Suitable for novice learning vhdl language used when)
    2013-10-26 13:30:26下载
    积分:1
  • abcd
    数字频率测量器,脉宽测量器。可测量多种频率波形的脉宽。(Digital frequency measurement device, pulse width measurement device. Measurement of the waveform of frequency pulse width)
    2011-12-09 13:40:49下载
    积分:1
  • CNT4
    说明:  4位二进制加法计数器的两种不同VHDL的描述,与比较。(4-bit binary addition of two different counter VHDL description, and more.)
    2010-04-13 22:20:44下载
    积分:1
  • wavelet
    基于DB8小波变换的verilog代码设计,支持Avalon总线(Verilog DB8 Wavelet Transform Based on code design, support Avalon bus)
    2011-01-11 13:45:55下载
    积分:1
  • gg
    说明:  FPGA实现基带成型滤波器,升余弦滚降系数,多进制调制(FPGA)
    2010-12-20 17:55:18下载
    积分:1
  • codes
    EKG SIGNAL PROCESSING THROUGH CORDIC
    2013-09-29 01:46:17下载
    积分:1
  • stbc空时编码源码,非常好的程序。verilog程序
    stbc空时编码源码,非常好的程序。verilog程序-STBC Space-Time Coding Source, very good program. Verilog program
    2022-03-04 18:24:10下载
    积分:1
  • Advanced-FPGA-Design
    高级FPGA设计__结构、实现和优化,中文翻译版(Advanced FPGA Design- Architecture, Implementation, and Optimization)
    2021-04-01 11:09:08下载
    积分:1
  • ANALYSIS-OF-ALL-GATES
    ANALYSIS OF ALL GATESS
    2013-11-12 13:33:55下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载