登录
首页 » VHDL » 数字时中(VHDL)

数字时中(VHDL)

于 2022-03-14 发布 文件大小:382.47 kB
0 143
下载积分: 2 下载次数: 1

代码说明:

数字时中(VHDL)-Numbers in (VHDL)! ! ! ! ! ! ! ! ! ! ! ! ! ! ! !

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • vbyuanma
    示波器的源码,基于串行口的,(oscilloscope source code, based on the serial port,)
    2007-04-18 19:11:22下载
    积分:1
  • 用VHDL编写的关于SCAN的一个小程序,希望大家看了后能喜欢,也可以学学哟!...
    用VHDL编写的关于SCAN的一个小程序,希望大家看了后能喜欢,也可以学学哟!-VHDL SCAN prepared on a small procedures in the hope that after reading them you will like and can learn yo!
    2022-03-06 08:26:28下载
    积分:1
  • Practical-Statecharts-in-C-and-CPP
    QP编程创始人所著的介绍QP编程思想的书,中文版。QP是用于嵌入式中状态机编程的开源软件。(QP programming book written by the founder of the introduction of QP programming ideas, and Chinese version. QP is open source software for embedded state machine programming.)
    2015-03-07 18:00:15下载
    积分:1
  • VHDL-Keyboard
    设计制作一个检测4*4矩阵键盘的按键编码的实验,把实际按键的键值的八位编码先转换成从0000—1111的编码,再译成数码管能识别的八位编码,在数码管动态显示时,4*4矩阵键盘的第一行对应00—03,第二行对应04—07,第三行08—11,第四行对应12—15。(Design a 4* 4 matrix keyboard key coding experiments to detect the key the actual key octet coded first convert from 0000-1111 encoding, and then translated into digital tube to identify the eight coding, digital tube dynamic display, the first line of the 4* 4 matrix keyboard corresponding to 00-03, the second line corresponds to 04-07, the third line of 08-11, the fourth line corresponds to 12-15.)
    2012-07-01 10:02:33下载
    积分:1
  • fpgaConfig_V1_2_SFLASH_20090507a
    自己写的一个使用单片机配置FPGA的下位机C代码,使用一个C8051F330,外置SPI FLASH,通过串口可将程序写入FLASH,上电时自动加载到FPGA完成配置。(Wrote it myself, using a microcontroller to configure FPGA code for the next bit plane C, using a C8051F330, external SPI FLASH, the program is written through the serial port can be FLASH, power-on automatically loaded into the FPGA to complete the configuration.)
    2021-02-16 07:29:47下载
    积分:1
  • 利用verilog语言设计公共电话共包括以下几个状态:挂机、待机、身份确认、修改密码、通话等五个状态。内含详细的源码以及设计过程、模块...
    利用verilog语言设计公共电话共包括以下几个状态:挂机、待机、身份确认、修改密码、通话等五个状态。内含详细的源码以及设计过程、模块-The use of public telephones were verilog language design include the following states: hang up, standby, identification, change passwords, call the five states. Includes a detailed source code as well as the design process, the module
    2022-02-25 00:52:03下载
    积分:1
  • cpu微命令vhdl源代码
    cpu微命令vhdl源代码-cpu-order VHDL source code
    2022-12-11 18:20:03下载
    积分:1
  • 基于FPGA的钢琴演奏设计
     本程序应用VHDL硬件描述语言,以QuartusⅡ8.0为开发工具设计了一个具有自动演奏乐曲功能的系统,演奏乐曲为《梁祝》,具有单曲播放器功能。本程序简单易懂,可作为FPGA入门学习之用。
    2022-07-26 23:59:39下载
    积分:1
  • veriloghdllicheng135li
    Verilog的应用例程,包含了基本的硬件编程,加法器,触发器(Application of Verilog routines, including the basic hardware programming, adders, flip-flop)
    2010-12-14 20:38:03下载
    积分:1
  • verilog实现ALU的源代码,并提供了详细的测试平台!
    verilog实现ALU的源代码,并提供了一个详细的测试平台!-achieve ALU Verilog source code, and provide a detailed test platform!
    2022-03-15 13:01:46下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载