登录
首页 » VHDL » 数字时中(VHDL)

数字时中(VHDL)

于 2022-03-14 发布 文件大小:382.47 kB
0 167
下载积分: 2 下载次数: 1

代码说明:

数字时中(VHDL)-Numbers in (VHDL)! ! ! ! ! ! ! ! ! ! ! ! ! ! ! !

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • zidong-shouhuoji
    用VERILOG实现自动售货机功能,运行正确,希望有帮助(Use VERILOG implementation vending machine function, correct operation, hope to have help)
    2014-01-05 20:42:49下载
    积分:1
  • uart
    用Verilog HDL,实现的FPGA串口调试程序,已经在硬件上调试成功(With Verilog HDL, FPGA serial debugger implemented in hardware debugging has been successful)
    2015-07-23 15:24:12下载
    积分:1
  • 用状态机实现一序列检测器,即检测到串行码{1110010}后,检测器输出1,否则输出0;...
    用状态机实现一序列检测器,即检测到串行码{1110010}后,检测器输出1,否则输出0; -State machine used to achieve one sequence detector, which detects the serial code (1110010), the detector output 1, otherwise output 0
    2022-02-05 19:06:27下载
    积分:1
  • uart
    说明:  fpga串口收发完整程序,Verilog语言。(FPGA configuration PLL complete program, Verilog language.)
    2020-06-20 17:00:02下载
    积分:1
  • FPGA_merge
    关于FPGA排序算法的研究文献,有全排序和一些归并算法的文献介绍。(FPGA sequencing algorithm on the literature, there are some sort of sorting algorithm and the literature on the merger.)
    2016-11-22 21:12:56下载
    积分:1
  • 基于FPGA的PCM编码器与解码器的设计
    基于FPGA的PCM编码器与解码器的设计-about fpga and pcm
    2022-05-12 11:08:54下载
    积分:1
  • CLA
    超前进位加法器得VHDL实现小点资料代码(CLA was a small point of information VHDL code)
    2007-11-14 20:26:59下载
    积分:1
  • Lab2
    Simple ALU Objectives 1. Explore simple ALU structure. 2. Working with components 3. Working with language templates in ModelSim 4. Making a test bench and simulation using ModelSim
    2017-01-13 19:28:54下载
    积分:1
  • Noc
    说明:  credit base network on chip(network on chip (noc))
    2020-06-19 11:40:02下载
    积分:1
  • VHDL 快速参考手册,简要概括了VHDL,非常适合做开发参考
    VHDL 快速参考手册,简要概括了VHDL,非常适合做开发参考-VHDL Quick Reference Guide, a brief summary of VHDL, is well suited to do the development of reference
    2022-06-13 15:47:21下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载