登录
首页 » VHDL » 高密度脂蛋白示例源代码5 / 1

高密度脂蛋白示例源代码5 / 1

于 2022-03-13 发布 文件大小:552.56 kB
0 163
下载积分: 2 下载次数: 1

代码说明:

HDL example source code 1/5 dff_as

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 232543
    FPGA Implementation of QFT based Controller for a Buck type DC-DC Power Converter and Comparison with Fractional and Integral Order PID Controllers
    2010-08-20 17:53:54下载
    积分:1
  • MODELSIM的实验程序,在QUARTUSii中调用MODELSIM,实现仿真
    MODELSIM的实验程序,在QUARTUSii中调用MODELSIM,实现仿真-ModelSim Experimental procedures QUARTUSii call MODELSIM, realize Simulation
    2022-04-13 16:01:45下载
    积分:1
  • 基于Xilinx fpga的ddr2 控制器设计方法
    基于Xilinx fpga的ddr2 控制器设计方法-Xilinx fpga-based controller design method of ddr2
    2022-08-11 18:36:22下载
    积分:1
  • ABS_17_BIT_SOURCE_CODE
    说明:  多摩川绝对值编码器的NRG协议源代码,我们公司用的,我修改的解码程序(Tamagawa NRG absolute encoder protocol source code, used by our company, I modified decoding process)
    2009-07-30 21:06:58下载
    积分:1
  • VHDL开发的计数器。源程序不复杂,应该都能看懂。最重要的注意:是时序问题
    VHDL开发的计数器。源程序不复杂,应该都能看懂。最重要的注意:是时序问题-VHDL development of the counter. Source code is not complicated, should be able to understand. The most important Note : Timing is the issue
    2022-05-14 00:07:18下载
    积分:1
  • FPGA-a-CPLD-newest-Technology-guide
    FPGA/CPLD技术是近年来计算机与电子技术领域的又一场革命。本书以Xilinx与Altera公司的FPGA/CPLD为主,详细介绍了FPGA/CPLD从芯片到MAX+plusⅡ、Quartus与ISE开发环境和Verilog/VHDL语言,并以交通灯逻辑控制、电子钟与点阵LED显示、LCD液晶显示及计算机ISA接口和PCI接口的设计等为例,由浅入深地详述了如何应用FPGA/CPLD进行电子设计。书中的大多数电路图和源程序已经过实例验证,读者可以直接应用于自己的设计。本书的特点是强调实用性和先进性,力求通俗易懂。 本书适用于计算机、电子、控制及信息等相关专业的在校大学生,对广大工程技术人员也具有实用价值。(FPGA/CPLD technology in recent years the field of computer technology and electronic another revolution. Book Xilinx and Altera' s FPGA/CPLD based, detailing the FPGA/CPLD from the chip to MAX+plus Ⅱ, Quartus and ISE development environment and Verilog/VHDL language and logic control traffic lights, electronic bell with dot matrix LED display , LCD liquid crystal display and computer ISA interface and PCI interface design, for example, progressive approach to detail how the application of FPGA/CPLD for electronic designs. Circuit and the source of most of the book have been instances of verification, the reader can be directly applied to their own design. Characteristic of this book is to emphasize the practical and advanced, best straightaway. This book applies to computers, electronics, control and information and other related professional college students, the majority of engineering and technical personnel also has practical value.)
    2013-08-27 11:39:27下载
    积分:1
  • zzlB
    QUARTUSII 9.0 下的三级流水线中值滤波工程,vhdl源程序等。可用于fpga做图像预处理。(the three stage pipeline median filter project under QUARTUSII 9 , VHDL source program. which can be used by FPGA to do image preprocessing. )
    2011-12-21 16:17:41下载
    积分:1
  • This is what I found online vhdl language used to write the sdram controller cod...
    这是我从网上找到的用vhdl语言写的sdram控制器的代码。我的邮箱:wleechina@163.com-This is what I found online vhdl language used to write the sdram controller code. My mail : wleechina@163.com
    2022-03-26 03:30:04下载
    积分:1
  • BIT
    说明:  FPGA应用状态机版,适合初学者学习状态机三段式,ASMD图的理解和翻译,以及Verilog语言的应用 最后对仿真的一些理解 其中包含HDL设计及testbench描述 根据要求设计了一个能求出一个32bit字中两个相邻0之间最大间隙的电路。(FPGA application state machine version, suitable for beginners to learn state machine three-stage, ASMD chart understanding and translation, and Verilog language application. Finally, some understanding of simulation, including HDL design and testbench description According to the requirements, a circuit is designed to find the maximum gap between two adjacent zeros in a 32 bit word.)
    2020-04-28 15:57:34下载
    积分:1
  • Dc to use a very good book a very good use of books dc
    一个非常好的dc使用书籍 一个非常好的dc使用书籍-Dc to use a very good book a very good use of books dc
    2022-03-02 00:03:36下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载