-
8位十六进制频率计设计 根据频率的定义和频率测量的基本原理,测定信号的频率必须有一个脉宽为1s的输入信号脉冲计数允许信号;1s计数结束后,计数值被锁入锁存器,计...
8位十六进制频率计设计 根据频率的定义和频率测量的基本原理,测定信号的频率必须有一个脉宽为1s的输入信号脉冲计数允许信号;1s计数结束后,计数值被锁入锁存器,计数器清零,为下一测频计数周期做好准备。测频控制信号可由一个独立的发生器(FTCTRL)来产生。-8-bit hexadecimal Cymometer designed in accordance with the definition of frequency and frequency of the basic principles of measurement to determine the frequency of the signal must have a pulse width of the input signal for 1s permit pulse counting signal 1s counting after the total value was locked into the lock depositors, counters cleared for the next count cycle frequency measurement ready. Frequency control signal generator may be an independent (FTCTRL) to generate.
- 2022-06-19 17:20:21下载
- 积分:1
-
Altera in the official line on the SOPC custom component (PWM) of the examples a...
Altera官网上关于SOPC中自定义组件(PWM)的实例,官网上现在没了。。可很多书上都在用-Altera in the official line on the SOPC custom component (PWM) of the examples are not the official line. . Can be a lot of books are in use. . .
- 2022-02-04 13:32:48下载
- 积分:1
-
Farrow-filter-design
两篇中文论文,详细叙述了Farrow滤波器的设计方式和理论基础,非常实用!(Two Chinese papers, described in detail Farrow filter design methods and theoretical foundation, very useful!)
- 2013-11-15 17:15:20下载
- 积分:1
-
ECASP_tutorial.pdf.tar
adding custom ip EDK
- 2009-09-24 19:11:02下载
- 积分:1
-
cic
说明: 五阶CIC梳状积分滤波器,可以综合,非常有参考价值(Fifth-order CIC points comb filter, can be integrated and very useful)
- 2008-11-17 12:57:01下载
- 积分:1
-
万能频率器,可以修改其中的参数,可是实现任意的分频!很方便!...
万能频率器,可以修改其中的参数,可是实现任意的分频!很方便!-Universal frequency, you can modify one of the parameters, but any implementation of the sub-band! Very convenient!
- 2022-01-26 04:43:16下载
- 积分:1
-
VHDL编写的数字钟,在Q
VHDL编写的数字钟,在Q-ii下编译,实现闹铃设置与定时闹铃,分时秒显示-VHDL prepared digital clock, in the Q-ii under the compiler to achieve regular alarm and alarm settings, time-seconds display
- 2022-12-10 02:20:03下载
- 积分:1
-
通过VHDL语言的例子,FPGA的VHDL语言的原型(八)是
应用背景FPGA原型的VHDL例子提供一系列清晰,易于遵循的快速代码开发模板;大量的实际例子来说明和强化的概念和设计技术;现实可实施的项目和测试在Xilinx原型板;深入探索和Xilinx PicoBlaze软核微处理器。关键技术本书采用“做中学”介绍VHDL和FPGA技术的概念和设计人员通过一系列的实验方法。
- 2022-03-18 12:23:37下载
- 积分:1
-
vhdl source code for 8 bit datapath logic
vhdl source code for 8 bit datapath logic
- 2022-07-04 04:52:16下载
- 积分:1
-
Lab5.5_Led_FPGA
使用verilog在fpga开发板实现流水灯,包括整个工程文件(This code is used for early learners to study verilog。)
- 2014-05-07 19:57:24下载
- 积分:1