登录
首页 » VHDL » 非常好的VHDL音乐

非常好的VHDL音乐

于 2022-12-29 发布 文件大小:6.99 kB
0 165
下载积分: 2 下载次数: 1

代码说明:

library ieee; use ieee.std_logic_1164.all; use ieee.std_logic_unsigned.all; entity song is    port(clk_4MHz,clk_4Hz:in std_logic;      ----预置计数器和乐谱产生器的时钟         digit:buffer std_logic_vector(6 downto 0);  ----高、中、低音数码管指示         zero:out std_logic_vector(4 downto 0);     ----用于数码管高位置低  

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • DE2 development company for the altera board SD_Card_Audio examples
    用于altera公司DE2开发板上SD_Card_Audio的实例-DE2 development company for the altera board SD_Card_Audio examples
    2022-12-25 12:55:03下载
    积分:1
  • 这是用VHDL编写的CRC32
    这是利用VHDL编写的一个CRC32的代码,文档只有代码,具体原理请参考其他文献-This is the use of VHDL prepared a CRC32-code, the document is only a code Please refer to specific tenets of other literature
    2022-12-25 21:15:08下载
    积分:1
  • xilinx CTC IPcore 误码率测试
    xilinx CTC IPcore 误码率测试-xilinx CTC IPcore Bit Error Rate Test
    2022-07-17 12:20:15下载
    积分:1
  • GAL16V8反汇编源程序JED2ABEL.C 把jec汇编成abel文件
    GAL16V8反汇编源程序JED2ABEL.C 把jec汇编成abel文件-GAL16V8 disassemble source JED2ABEL.C the JEC document compiled abel
    2022-03-24 15:17:02下载
    积分:1
  • usbFPGAconnect
    该例程是PC机通过FX2-CY7C68013-A的USB2.0控制芯片与FPGA实现通信。其中的工程和代码包括PC机上的USB固件程序、驱动程序、上位机程序,FPGA上的VERILOG通信程序。(The routine is a PC, through the FX2-CY7C68013-A of the USB2.0 controller chip and the FPGA to achieve communication. One of the projects and code, including PC, the USB firmware, drivers, FPGA' s Communication Program)
    2021-04-08 15:19:00下载
    积分:1
  • The use of Altera' s FPGA
    使用Altera公司的FPGA进行VHDL开发。使用quartus2 9.0软件在EP1C3T144C8开发板上实现先进先出的队列。-The use of Altera" s FPGA-VHDL development. Use quartus2 9.0 software EP1C3T144C8 Development Board to achieve FIFO queue.
    2022-05-14 03:33:12下载
    积分:1
  • hamid
    very nice program that i ensure anyone can use easily and will be efficient for hard project of elevator
    2009-07-26 13:27:38下载
    积分:1
  • 016_versat_updown_counter
    说明:  Verilog实现的加减法功能计数器,通过独立的自增自减信号控制计数器进行自增计数和自减计数(Function counter of addition and subtraction implemented by Verilog)
    2019-11-27 23:16:27下载
    积分:1
  • Examples of VHDL language, including a variety of logic gate structure.
    vhdl 语言实例,包括各种逻辑门的构造。-Examples of VHDL language, including a variety of logic gate structure.
    2022-08-08 14:03:44下载
    积分:1
  • STM32与FPGA通信
    stm32与fpga之间的通信,协议是SPI的,可双向通信(双向通信需要自己例化,只例化了fpga到stm32)(Communication between STM32 and FPGA, the protocol is SPI, two-way communication (two-way communication needs to be taken as an example, only FPGA to STM32))
    2020-11-16 09:49:40下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载