登录
首页 » VHDL » FIFO的Verilog程序 已在modelsim中编译通过 并且可以通过DC进行综合...

FIFO的Verilog程序 已在modelsim中编译通过 并且可以通过DC进行综合...

于 2022-03-13 发布 文件大小:59.51 kB
0 173
下载积分: 2 下载次数: 1

代码说明:

FIFO的Verilog程序 已在modelsim中编译通过 并且可以通过DC进行综合-FIFO procedures have been in the Verilog in ModelSim compiler and can be passed through the integrated DC

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • verilogUART
    verilog实现的串口实现代码,可以直接复制使用(verilog achieve serial implementation code can be copied directly use)
    2013-03-19 21:09:23下载
    积分:1
  • 2
    说明:  Objects forming possible solution within original problem context are called phenotypes, their encoding, the individuals within the GA, are called genotypes. The representation step specifies the mapping the phenotypes onto a set of genotypes. Candidate solution, phenotype and individual are used to denotes points of the space of possible solutions. This space is called phenotype space. Chromosome, and individual can be used for points in the genotye space. Elements of a chromosome are called genes. A value of a gene is called an allele. Variation Operators The role of variation operators is to create new individuals old ones. Variation operators form the implementation of the elementary steps with the search space.
    2014-12-22 22:54:47下载
    积分:1
  • dds正弦发生器代码
    讲述了dds直接数字频率合成的基本原理,同时用VHDL语言编写dds原代码用于生成正弦波,并在ISE开发平台进行仿真和MATLAB验证正弦波输出结果(described dds direct digital frequency synthesis of the basic tenets addition to the use of VHDL prepared dds source used to produce sine, and ISE development platform for simulation and verification MATLAB sine wave output)
    2005-04-21 08:04:15下载
    积分:1
  • 改变盒FPGA DE2
    Alter kit FPGA de2-35 This project shows a cascade motion through board leds.-Alter kit FPGA de2-35 This project shows a cascade motion through board leds.
    2022-03-06 03:51:32下载
    积分:1
  • RAM存储器: 设定16 个8 位存储单元。如果read= 1 则dataout<=mem(conv_integer(address)). 如果write
    RAM存储器: 设定16 个8 位存储单元。如果read= 1 则dataout
    2022-08-05 20:01:41下载
    积分:1
  • vhdl classic example
    vhdl经典实例――信号灯控制,入门者必须掌握-vhdl classic example-- to control lights, beginners must master
    2022-06-02 01:52:15下载
    积分:1
  • relay_test
    Simple relay trigger
    2015-01-28 12:16:35下载
    积分:1
  • 111186763ddqpsk
    说明:  这是一个关于OQPSK的Matlab程序 这是一个关于OQPSK的Matlab程序 (This is a OQPSK the Matlab program is a program of OQPSK in Matlab)
    2010-04-21 12:41:59下载
    积分:1
  • telephone-cost-metering
    该程序用来实现电话计时以算取费用,比较简单(telephone cost metering verilog code)
    2013-11-03 19:45:00下载
    积分:1
  • lab_instructions3
    The objective of the labs today is to give you a basic understanding of FPGA design and enough experience to begin your own FPGA design with the ISE 10.1 tools and the Xilinx Spartan-3A DSP 1800A Starter Kit.
    2010-12-31 17:16:42下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载