登录
首页 » VHDL » VHDL_COUNTING 000_255 LCD DISPLAY ( ĐẾM 000 ĐẾN 255 HIỂN THỊ LCD BẰNG NGÔN NGỮ VHDL)

VHDL_COUNTING 000_255 LCD DISPLAY ( ĐẾM 000 ĐẾN 255 HIỂN THỊ LCD BẰNG NGÔN NGỮ VHDL)

于 2022-03-13 发布 文件大小:494.94 kB
0 143
下载积分: 2 下载次数: 1

代码说明:

VHDL_COUNTING 000_255 液晶显示器 (ĐẾM 000 ĐẾN 255 HIỂN THỊ 液晶电视 BẰNG NGÔN NGỮ VHDL)

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 基于Actel A3P030 FPGA液晶显示器使用jdl12864串行接口,时钟可调
    基于Actel A3P030 FPGA,液晶采用JDL12864串行接口,时钟48MHz-Based on Actel A3P030 FPGA, LCD using JDL12864 serial interface, clock 48MHz
    2022-07-05 03:00:11下载
    积分:1
  • mul
    实现有限域中乘法,输入二个普通二级制数,输出在本原多项式的乘法结果(Achieve limited multiplication field, enter the number of two-tier system of two ordinary output in primitive polynomial multiplication results)
    2014-01-12 22:52:38下载
    积分:1
  • 官方的RS232例程详细Altera非常实用
    altera 官方rs232例程 很详细很实用-official rs232 routines in great detail altera very practical
    2023-04-15 09:15:03下载
    积分:1
  • NIOS II IDE 编程, LCD测试程序,仅供参考。
    NIOS II IDE 编程, LCD测试程序,仅供参考。-NIOS II programming IDE, LCD testing procedures, for information purposes only.
    2023-03-21 17:25:03下载
    积分:1
  • VHDL描述的简易图像缩小模块,将PAL制720×576的图片缩小为512×410,采用最近临域法,13.5MHz时钟下可实时处理PAL视频。...
    VHDL描述的简易图像缩小模块,将PAL制720×576的图片缩小为512×410,采用最近临域法,13.5MHz时钟下可实时处理PAL视频。-VHDL description of a simple image to narrow the module, will be PAL system of 720 × 576 image reduced to 512 × 410, using the recent Pro-domain method, 13.5MHz clock can handle PAL video in real time.
    2022-06-11 23:09:14下载
    积分:1
  • The_entire_FPGA_design_flow_Modelsim_Synplify
    详细的说明了FPGA设计的整个流程 FPGA设计全流程Modelsim>>Synplify.Pro>>ISE(Detailed description of the FPGA design flow of the entire FPGA design flow full Modelsim> > Synplify.Pro> > ISE)
    2009-04-06 10:12:48下载
    积分:1
  • md5
    MD5 算法在Xilinx FPGA上的实现,希望对大家有用。(MD5 algorithm in Xilinx FPGA Implementation, in the hope that useful to everyone.)
    2021-04-19 15:18:51下载
    积分:1
  • cordic
    说明:  16级流水线型cordic旋转代码以及测试文件,亲测好用(16-stage pipelined cordic rotation code and test files, pro-testing)
    2019-03-09 08:59:01下载
    积分:1
  • 循环码的verilog编码程序
    (7,4)循环码的verilog编码程序,(7,4)循环码的verilog译码程序((7,4) cyclic code Verilog coding procedures, (7,4) cyclic code the verilog decoding procedure)
    2020-06-27 02:00:02下载
    积分:1
  • src
    Crossroad traffic lights with visualization in tcl/tk and verilog code
    2010-07-22 03:43:55下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载