-
adc
基于DSP28335的产生ADc采样的程序(Program for generating ADC sampling based on DSP28335)
- 2018-11-30 14:45:33下载
- 积分:1
-
VHDL电子钟的设计
(1)用HDL设计一个多功能数字钟,包含以下主要功能:精确计时,时间可以24小时制或12小时制显示;
(2)日历:显示年月日星期;
(3)能用QuartusII软件仿真;
- 2022-08-02 23:44:59下载
- 积分:1
-
my_digital_clock
数字钟,数字电子技术课程设计常用内容,基于basys3平台(Digital clock, digital electronic technology curriculum design commonly used, based on the basys3 platform)
- 2015-06-25 19:59:57下载
- 积分:1
-
procedures major hardware description language (VHDL) to achieve : MCU and FPGA...
程序主要用硬件描述语言(VHDL)实现:
单片机与FPGA接口通信的问题-procedures major hardware description language (VHDL) to achieve : MCU and FPGA interface communication problems
- 2022-02-12 01:14:15下载
- 积分:1
-
W5100
使用spi模式初始化w5100,实现了快速以太网的初步建立(Using the spi mode initialization w5100, to achieve the initial establishment of a Fast Ethernet)
- 2020-08-02 20:08:35下载
- 积分:1
-
54948739-Digital-Signal-Processing-With-Field-Pro
I am in need of some codes of HDL
- 2014-02-10 22:18:48下载
- 积分:1
-
四VHDL模块的家庭,已经过测试,在ISE8.1通过
四位全家器的VHDL语言模块,已经在ISE8.1上经过测试通过-family of four VHDL modules, has been tested on ISE8.1 through
- 2022-03-21 16:25:17下载
- 积分:1
-
polyphaseFIR_1v0
polyphase fir dilter
- 2016-02-19 21:32:07下载
- 积分:1
-
pld_Tetris
基于FPGA cyclone III EP3C16F484C6的俄罗斯方块游戏。实现双人进行,屏幕倒置,分数显示,vga接口,键盘接口等功能(Tetris game based on FPGA cyclone III EP3C16F484C6 with functions including double players, screen upside down, score, vga and keyboard interface.)
- 2020-11-06 12:39:49下载
- 积分:1
-
两个加法器和乘法器与并行处理的使用…
利用两个加法器和两个乘法器一起并行处理来实现
- 2022-05-28 05:02:29下载
- 积分:1