登录
首页 » VHDL » 全部通过,是我的精心设计,完全满足初学者的要求。

全部通过,是我的精心设计,完全满足初学者的要求。

于 2022-03-02 发布 文件大小:2.19 kB
0 167
下载积分: 2 下载次数: 1

代码说明:

全部通过,是我的精心设计,完全满足初学者的要求。-all passed, I was carefully designed, fully meet the requirements of beginners.

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • Design and Implementation of the SNMP Agents
    A programming language that can decode alpha numeric
    2018-12-06 10:15:01下载
    积分:1
  • VHDL implement serial port, it can communicate with pc, it can accept and send m...
    用VHDL实现串口 可以实现与pc机的通信 收发 中断都可以 效果比较好-VHDL implement serial port, it can communicate with pc, it can accept and send message, and it can be interrupted.
    2022-02-11 22:49:32下载
    积分:1
  • The source code for the Nios II development of an example, the main demonstratio...
    本源码为Nios II的开发示例,主要演示Nios II的定时中断器的应用。开发环境QuartusII。 本示例十分经典,对基于SOPC开发的FPGA初学者有很大帮助。-The source code for the Nios II development of an example, the main demonstration Nios II interrupt timing device applications. Development environment QuartusII. This example is very classic, FPGA-based SOPC development of great help for beginners.
    2022-03-20 14:56:37下载
    积分:1
  • jk
    说明:  基于quartus2的jk触发器设计,内含源码和仿真图(Jk flip-flop design based on the quartus2, containing source code and simulation diagram)
    2011-11-24 10:47:56下载
    积分:1
  • count1000
    该计数器可以实现从0到1000的技术,程序简练执行效率高(counter1000)
    2009-05-07 00:27:29下载
    积分:1
  • 关于FPGA的书籍,介绍了大量的Verilog实例,对初学者很有帮助
    关于FPGA的书籍,介绍了大量的Verilog实例,对初学者很有帮助-Books on the FPGA, introduced a large number of Verilog examples very helpful for beginners
    2022-11-11 12:40:04下载
    积分:1
  • compa
    comparator code for micarowind
    2015-03-28 17:18:49下载
    积分:1
  • SDRAM_DDR
    SDRAM_DDR控制器verilog代码及中文说明文档。(The SDRAM_DDR controller Verilog code and documentation in chinese.)
    2013-02-06 10:48:57下载
    积分:1
  • Clock_1602
    基于FPGA的1602时钟显示,驱动1602显示时钟,矩阵键盘调时(1602 FPGA-based clock display, clock display driver 1602, when the transfer matrix keyboard)
    2011-06-29 00:58:51下载
    积分:1
  • A Dec example written in VHDL.
    A Dec example written in VHDL.
    2022-03-14 22:18:50下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载