登录
首页 » VHDL » 一款8位Turbo

一款8位Turbo

于 2022-02-25 发布 文件大小:3.78 MB
0 121
下载积分: 2 下载次数: 1

代码说明:

一款8位Turbo-51的CPU软核的设计-An 8 Turbo-51" s soft-core CPU design ....

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 通用:我新的FFT VHDL VHDL,我试图用Xilinx的FFT核,但当…
    FFT vhdl generic: I m new to vhdl, and I tried to use xilinx fft core, but when I try to simulate it in test bench using ise simulator, I get zero results. here is what I do: 1- from core generator I choose fft core and create .vhd & .vho & .xco files. 2- I add the .xco & .vhd files to my project. 3- I create a new vhdl source as a wrapper to the core and add the code from the .vho files where it exactly says, and take the ports of the component and add it to the entity of the wrapper file.-FFT vhdl generic: I m new to vhdl, and I tried to use xilinx fft core, but when I try to simulate it in test bench using ise simulator, I get zero results. here is what I do: 1- from core generator I choose fft core and create .vhd & .vho & .xco files. 2- I add the .xco & .vhd files to my project. 3- I create a new vhdl source as a wrapper to the core and add the code from the .vho files where it exactly says, and take the ports of the component and add it to the entity o
    2022-06-20 20:06:05下载
    积分:1
  • altera_fft
    verilog实际例子,非常适合初学者学习(verilog practical examples, very suitable for beginners to learn)
    2020-12-06 16:49:22下载
    积分:1
  • Code
    用于数字积分器的设计,主要涉及VHDL、Verilog等FPGA编程语言。(Design of Digital Integrator)
    2011-11-23 21:31:03下载
    积分:1
  • Verilog 编写的IP核,512K的16位SRAM
    Verilog 编写的IP核,512K的16位SRAM-Written in Verilog IP core, 512K 16-bit SRAM
    2023-01-13 23:15:04下载
    积分:1
  • ug848-VC707-getting-started-guide
    vc707 board getting started guide
    2018-06-14 05:52:39下载
    积分:1
  • spi_slave
    说明:  xilinx 平台的SPI从接口实现源码,供参考学习(used xilinx,slave-spi interface.)
    2019-04-21 12:08:29下载
    积分:1
  • master and slave code
    集成电路的规模日益扩大
    2022-03-02 13:07:25下载
    积分:1
  • OFDM-based-on-FPGA
    用FPGA实现OFDM系统,硬件语言为Verilog,环境为xilinx,详细介绍了接收机和发射机各个模块的源代码(OFDM system with a FPGA implementation, hardware language Verilog, environment xilinx, details of receiver and transmitter modules source code)
    2015-05-11 08:58:13下载
    积分:1
  • 华为 Verilog基本电路设计指导书
    说明:  华为 Verilog基本电路设计指导书--本文列举了大量的基本电路的Verilog HDL 代码,使初学者能够迅速熟悉基本的HDL 建模;同时也列举了一些常用电路的代码(Huawei Verilog basic circuit design instruction)
    2020-07-04 11:00:01下载
    积分:1
  • CORDIC算法的FFT实现
    本代码实现了 ; ;CORDIC  ; 算法语言;
    2022-09-09 16:25:03下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载