登录
首页 » VHDL » verilog编写的32位浮点加法器

verilog编写的32位浮点加法器

于 2022-02-21 发布 文件大小:1.41 kB
0 177
下载积分: 2 下载次数: 1

代码说明:

verilog编写的32位浮点加法器-32-bit Floating Point Addition Written in Verilog

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • en.SPI_EEPROM_Verilog_models_V10
    spi接口的eeprom模型,型号为st公司m65pxx(The eeprom model of spi interface is st company m65pxx)
    2021-01-19 14:28:44下载
    积分:1
  • AD
    说明:  基于fpga的ad采样程序 可控制ad9226对信号进行采样(Ad9226 signal sampling can be controlled by ad9226 sampling program based on FPGA)
    2020-12-19 17:09:10下载
    积分:1
  • fft
    运用matlab实现fft变换,用于地震资料频谱分析!(FFT transform)
    2013-09-01 16:41:57下载
    积分:1
  • ste_svpwm
    实用Verilog编写的SVPWM程序,产生出SVPWM波形,可用于实现同步电机或者异步电机的空间矢量控制算法。(Practical Verilog of SVPWM written procedures, resulting in the SVPWM waveform can be used to implement the space vector control algorithm of the synchronous motor or induction motor.)
    2021-04-18 16:58:52下载
    积分:1
  • sobel
    由Verilog编写在FPGA实现sobel算法应用于图像边缘检测,工程文件可在quartus13.1以上版本打开;工程使用到ram、fifo、pll三种ip核,design文件夹下包含ram、fifo、vga控制以及串口收发和sobel算法模块,sim和doc文件夹下分别包含modelsim的仿真模块和仿真结果;测试时将200*200分辨率的图片用matlab文件夹下的matlab脚本压缩、二值化,再将生成文件中数据用串口发给FPGA,边缘检测结果会通过VGA输出。(Written by Verilog in the FPGA implementation sobel algorithm applied to the edge detection of the image, the project file can be opened in the quartus13.1 or later project use ram, fifo, pll three ip kernel, design folder contains ram, fifo, vga control and Serial port transceiver and sobel algorithm module, sim and doc folder, respectively, include modelsim simulation module and simulation results test will be 200* 200 resolution picture matlab folder under the matlab script compression, binarization, and then generated Data in the file with the serial port to the FPGA, edge detection results will be output through the VGA.)
    2021-01-15 21:08:46下载
    积分:1
  • Service-Manual-LG-TV-LCD-DISPLAY-models-2011
    Service Manual LG TV LCD DISPLAY models 2011
    2012-11-22 10:26:51下载
    积分:1
  • flash
    fpga Verilog 控制读写flash (fpga Verilog flash )
    2015-06-23 14:45:44下载
    积分:1
  • QPSK调制的载波频偏估计 LR_algorithm
    QPSK调制的载波频偏估计,是一个可以调用的函数。接收端进行了一系列的处理。经典的L&R法(QPSK-carrier frequence offset estimation_ L&R)
    2020-06-27 04:40:02下载
    积分:1
  • Manchester-code-of-VHDL-program
    利用FPGA实现硬件的VHLD语言的Manchester code。(Hardware implementation using FPGA VHLD language Manchester code.)
    2013-07-14 22:08:25下载
    积分:1
  • simple code based on verilog shifter , cla ,clg , ALU , PC
    simple code based on verilog shifter , cla ,clg , ALU , PC
    2022-03-04 03:11:05下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载