登录
首页 » VHDL » 波形产生器:用VHDL编写的波形产生器程序

波形产生器:用VHDL编写的波形产生器程序

于 2022-02-16 发布 文件大小:3.23 kB
0 159
下载积分: 2 下载次数: 1

代码说明:

波形产生器:用VHDL编写的波形产生器程序-Waveform Generator: Using VHDL prepared waveform generator procedure

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • kalman_mppt-master
    filter kalman mppt for PV
    2020-10-04 13:27:39下载
    积分:1
  • 这是一本关于verilog编程语言的教程,对学习verilog语言有帮助
    这是一本关于verilog编程语言的教程,对学习verilog语言有帮助-This is the one on the Verilog programming language tutorial, Verilog language learning has helped
    2022-02-16 02:38:04下载
    积分:1
  • BPSK
    说明:  先用Matlab理论仿真,再用Verilog语言在ISE环境下编写程序,可通过手机发送指令来控制上下变频器的参数。(Firstly, we use the theory of MATLAB to simulate, and then use Verilog language to write programs in ISE environment. The parameters of up-down converter can be controlled by sending instructions from mobile phone.)
    2020-06-19 22:40:02下载
    积分:1
  • SkanMean
    Firmware for autotuning Sensor
    2015-06-25 20:01:36下载
    积分:1
  • ahb_sramc_vtb
    ahb总线Verilog代码及Verilog仿真文件(ahb bus Verilog code and Verilog simulation code)
    2020-08-25 20:48:15下载
    积分:1
  • simple_cpu
    初学cpu结构的很好的verilog代码的示例,适合初学者(novice cpu structure of the good verilog code examples for beginners)
    2007-03-03 01:05:16下载
    积分:1
  • Verilog入门
    verilog的入门级别的例子(转载)-Verilog entry-level examples (reproduced)
    2022-06-20 04:33:09下载
    积分:1
  • Applicable to FPGA
    适用于FPGA的SOPC方面的元器件添加,如COMPNENT-Applicable to FPGA-SOPC area to add components, such as COMPNENT
    2023-06-11 11:30:03下载
    积分:1
  • mux_16bit_sign
    16位有符号和无符号乘法器FPGA源代码(16-bit signed and unsigned multiplier FPGA source code)
    2016-05-09 21:48:03下载
    积分:1
  • DDS FPGA开发下的verilog源代码
    DDS_AD9854_for FPGA ,FPGA开发下的verilog源代码,信号发生器(DDS_AD9854_for FPGA, verilog source code, signal generator.)
    2013-01-14 00:13:36下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载