登录
首页 » VHDL » 波形产生器:用VHDL编写的波形产生器程序

波形产生器:用VHDL编写的波形产生器程序

于 2022-02-16 发布 文件大小:3.23 kB
0 151
下载积分: 2 下载次数: 1

代码说明:

波形产生器:用VHDL编写的波形产生器程序-Waveform Generator: Using VHDL prepared waveform generator procedure

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • FPGA将从CY7C68013读到的数写入SRAM
    FPGA将从CY7C68013读到的数写入SRAM-FPGA will read a few CY7C68013 write SRAM
    2022-04-09 09:00:14下载
    积分:1
  • This is an FPGA
    这个是一个基于FPGA的SDRAM控制器系统,实现对SDRAM的读写操作,用来实现时序的控制-This is an FPGA-based SDRAM controller system, the read and write operations to SDRAM to achieve the control of timing
    2022-02-02 20:49:24下载
    积分:1
  • 4-2switch
    四位拨妞开关作为输入,当输入值变化时将其转化成两位输出(The four DIP Niu switch as an input, when the input value changes, be converted into two output)
    2012-10-12 21:12:35下载
    积分:1
  • fpga1
    说明:  基于EasyFPGA030的直流电机控制电路设计和四位数字密码锁。(DC Motor Control Based on EasyFPGA030 circuit design and four-digit combination lock.)
    2010-05-03 20:20:42下载
    积分:1
  • 比较适合初学学者,而且比较基础。描述的不全面,先看看吧...
    比较适合初学学者,而且比较基础。描述的不全面,先看看吧-it‘s best book for beginner!
    2022-01-22 16:09:31下载
    积分:1
  • Top module name : SHIFTER (File name : SHIFTER.v) 2. Input pins: SHIFT [3:0],...
    Top module name : SHIFTER (File name : SHIFTER.v) 2. Input pins: SHIFT [3:0], IN [15:0], SIGN, RIGHT. 3. Output pins: OUT [15:0]. 4. Input signals generated from test pattern are latched in one cycle and are synchronized at clock rising edge. 5. The SHIFT signal describes the shift number. The shift range is 0 to 15. 6. When the signal RIGHT is high, it shifts input data to right. On the other hand, it shifts input data to left. 7. When the signal SIGN is high, the input data is a signed number and it shifts with sign extension. However, the input data is an unsigned number if the signal SIGN is low. 8. You can only use following gates in Table I and need to include the delay information (Tplh, Tphl) in your design.
    2022-04-13 06:40:15下载
    积分:1
  • the booth algorithm to implement the 32bit 's multiplication.
    the booth algorithm to implement the 32bits multiplication.-the booth algorithm to implement the 32bit "s multiplication.
    2022-10-16 05:40:03下载
    积分:1
  • 7_to_1-LVDS-dispaly-from-FLASH
    该代码是基于verilog 实现的代码,可以用于对接受1080P的LVDS视频数据并处理后显示到各种规格的LCD屏幕上,且支持从FLASH中读取BMP的图片数据并实时显示到LCS屏幕(The code is based on the code verilog achieve, it can be used for receiving LVDS 1080P video and data processing displayed on a variety of LCD screen, and support for reading data the FLASH BMP images and real-time display to the LCS screen)
    2016-02-18 14:06:22下载
    积分:1
  • 其基于FIFO的设计
    its a Fifo BASED design i also Interface DAC2904
    2023-02-01 15:35:04下载
    积分:1
  • sep_fram_v0.0
    直接序列扩频系统的收发系统,可以进行参数配置(this is a Verilog program )
    2016-03-01 13:22:03下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载