-
这本电子书电子hobbiest。
this ebook for electronics hobbiest.
VHDL for Beginners
- 2022-02-01 14:25:13下载
- 积分:1
-
源实现YUV到RGB的转换
THE SOURCE REALIZE THE TRANSFORMATION FROM YUV TO RGB
- 2022-06-16 04:19:46下载
- 积分:1
-
keyboard
用FPGA单片机软核实现键盘扫描,键盘为4X4矩阵键盘,输入相应键值,用数码管显示-keyboard
- 2022-05-20 15:47:09下载
- 积分:1
-
rc-evga-indtube
evga-indtube.h - Keytable for evga_indtube Remote Controller.
- 2015-04-16 11:06:12下载
- 积分:1
-
Writing-Testbenches
这是一本FPGA仿真验证的经典丛书,可以从中学习到如何编写系统的testbench,也可以是IC设计中FPGA原型验证编写系统及testbench的经典书籍。((Kluwer) Writing Testbenches Functional Verification of HDL Models.pdf)
- 2015-06-20 13:39:06下载
- 积分:1
-
Dec_mul
时间同步后即可确定每帧数据的起始位置,这样就能完整的截取下每一帧。但是,数据中还带有频偏信息。在常规的通信系统中,多普勒很小仅仅会带来很小的频偏,但是在大多普勒的情况下,频偏将非常大,20马赫的速度将会带来将近34K的频偏。因此,如何很好的纠正频偏即为本系统的难点。
OFDM中,我们将大于子载波间隔倍数的频偏称为整数倍频偏,而将小于一个子载波间隔的频偏称为小数倍频偏。频偏矫正精度只要能保证小于十分之一倍的子载波间隔,频偏就不会对均衡和解调造成影响。本文中我们借鉴这种思想,由于硬件资源限制,我们将在接收端做64点FFT,即相当于将频域划分为64份,我们将小于 的频偏称为小数倍频偏,将 整数倍的频偏称为整数倍频偏。本程序即基于SCHIMDL经典方法完成小数倍频偏纠正(After time synchronization can determine the starting position of each frame data, so you can complete the interception of each frame. However, in the data with frequency information. In conventional communication systems, doppler small will bring only small deviation, but in the case of most of the doppler, frequency PianJiang is very large, 20 Mach speed will lead to deviation of nearly 34 k. Therefore, how to good to correct deviation is the difficulty of this system.
OFDM, we will be bigger than the sub-carrier spacing ratio of frequency deviation is called the integer frequency offset, and the interval will be less than a child carrier frequency offset is called decimal frequency doubling. Deviation is less than one over ten times as long as can guarantee accuracy of sub-carrier spacing, deviation will not affect balance and demodulation. This article, we draw lessons from the idea, due to the limited hardware resources, we will do 64 points FFT at the receiving end, which is equ)
- 2013-12-26 18:00:24下载
- 积分:1
-
6_Sets_of_8051_VHDL_Verilog
it has 6 packages of 8051 sources,including source code(VHDL and Verilog),dc scripts, pdfs, netlists etc. and a MIPS IP package
- 2012-07-02 10:56:02下载
- 积分:1
-
kalman_mppt-master
filter kalman mppt for PV
- 2020-10-04 13:27:39下载
- 积分:1
-
FIR
本实验主要是在FPGA上实现FIR数字滤波器的功能,不仅有工程文件,还具有论文资料。(This experiment mainly realizes the function of FIR digital filter on FPGA, not only has the engineering document, but also has the thesis information.)
- 2020-10-05 11:27:38下载
- 积分:1
-
基于sopc ep2c5开发板的时间标记服务例程
基于sopc ep2c5开发板的时间标记服务例程-Sopc ep2c5 development board based on the time-stamping services routines
- 2022-02-26 04:39:24下载
- 积分:1