登录
首页 » VHDL » doing more of a state machine on the three described earlier. Many more informat...

doing more of a state machine on the three described earlier. Many more informat...

于 2022-02-12 发布 文件大小:793.04 kB
0 173
下载积分: 2 下载次数: 1

代码说明:

自己做的一个关于more状态机的三种描述的比较。以后会有更多的资料,请大家关注。-doing more of a state machine on the three described earlier. Many more information, please everyone"s attention.

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 美国人写的各种类型的fpag设计指导,非常详细的介绍了从fpga的型号,结构,实现,编程,等各个方面的要点。...
    美国人写的各种类型的fpag设计指导,非常详细的介绍了从fpga的型号,结构,实现,编程,等各个方面的要点。-Written by Americans of all types of fpag design guide, very detailed introduction from the FPGA models, structure, realize, programming, and other aspects of the main points.
    2023-03-16 13:55:04下载
    积分:1
  • 用于FPGA的反Z变换算法的Verilog代码。可用于JPEG及MPEG压缩算法。...
    用于FPGA的反Z变换算法的Verilog代码。可用于JPEG及MPEG压缩算法。-FPGA for the anti-Z transform algorithm of Verilog code. Can be used in JPEG and MPEG compression algorithms.
    2022-02-25 16:18:57下载
    积分:1
  • 基于Nios II开发板的VGA控制器的DE1控制…
    基于NIOS II 的DE1开发板的VGA 控制器VGA控制模块主要控制VGA模块的开始和其运行的状态,需要写一个Avalon 从端口响应CPU的控制信号,继而控制整个模块的运行,-Based on the DE1 of the NIOS II development board VGA controller to control the VGA module VGA main control module and its operation began, and the need to write a response to Avalon from the CPU ports of the control signal, and then control the operation of the entire module,
    2023-07-07 19:50:03下载
    积分:1
  • RS
    说明:  本文设计了基于FPGA的,用verilog HDL语言描述的在伽罗华域GF( )上的RS(6,4)编码器。在ISE软件上用verilog HDL语言分别对每个模块进行描述,然后在软件上进行编译、仿真,最终实现RS(6,4)编码,下载之后用chipscope采集数据,分析符合仿真结果,达到设计的要求。(This paper is designed based on FPGA, described by Verilog HDL language in Galois field GF () on RS (6,4) encoder. Using the ISE software Verilog HDL language for each module is described, and then compile, simulation in software, the ultimate realization of the RS (6,4) encoding, after downloading by chipscope data acquisition, the analysis with the simulation results meet the design requirements.)
    2017-08-25 17:59:14下载
    积分:1
  • motor
    步进电机驱动,32等级速度,带加减速度控制。verilog编写。(step motor driver,32 level speed.)
    2020-12-09 16:29:19下载
    积分:1
  • VLSI-Paper
    VLSI based question set
    2013-04-02 18:36:26下载
    积分:1
  • atomicops_internals_mips_gcc
    Protocol Buffers - Google s data interchange format.
    2015-10-07 09:49:45下载
    积分:1
  • VHDL development of the baseball game, in QuartusII environment compiler, apply...
    用VHDL开发的棒球游戏,可以在QuartusII环境下编译,适用于各种FPGA开发板。-VHDL development of the baseball game, in QuartusII environment compiler, apply to all FPGA development board.
    2023-04-04 12:25:03下载
    积分:1
  • This code that genetes a square, sawtooth and a triangular waveform. It is usefu...
    This code that genetes a square, sawtooth and a triangular waveform. It is useful for designing a function generator in VHDL.
    2022-07-04 20:04:24下载
    积分:1
  • simwindfarm-v1.0
    GFHGFHGFH DFHFDHD GHDHFDHHFD DFHFDHDF
    2021-04-11 22:08:57下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载