登录
首页 » VHDL » VGA的IP核,下载即可用,解压到指定目录下就可以了,参照里面的read me....

VGA的IP核,下载即可用,解压到指定目录下就可以了,参照里面的read me....

于 2022-02-02 发布 文件大小:23.26 kB
0 183
下载积分: 2 下载次数: 1

代码说明:

VGA的IP核,下载即可用,解压到指定目录下就可以了,参照里面的read me.-VGA

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • VGA-VHDL-Design
    本文件给出了基于VHDL语言的VGA图像显示程序及其工程问件。(This document is presented based on VHDL language VGA image display program and the project asked the pieces.)
    2010-06-19 11:35:12下载
    积分:1
  • rs232_3
    说明:  为串口收发器以及汉明编码,将电脑通过串口发送的7位数据转化成汉明码显示于led上,或把接收到的11位汉明码解码并验错纠错(For the serial port transceiver, and Hamming codes, the computer through the serial port into 7-bit data displayed on the led on the Hamming code, or to receive the 11 Hamming code error correction decoding and experience)
    2010-04-29 22:18:02下载
    积分:1
  • EMI
    说明:  Simetrix EMI滤波器设计,实际测试有效果。(Simetrix EMI filter design, the actual test results are effective.)
    2019-10-01 22:28:37下载
    积分:1
  • uart
    Verilog UART is written in this file
    2013-04-16 12:34:05下载
    积分:1
  • USB接口控制器参考设计VHDL代码,方便开发FPGA人员进行USB的开发,是一个不错的源码。...
    USB接口控制器参考设计VHDL代码,方便开发FPGA人员进行USB的开发,是一个不错的源码。-USB interface controller reference design VHDL code, facilitate the development of FPGA personnel USB development, is a good source.
    2022-01-23 10:28:51下载
    积分:1
  • VHDL2verilog的程序,相信对大家很有帮助
    VHDL2verilog的程序,相信对大家很有帮助-VHDL2verilog procedures, I believe very helpful to everyone
    2022-03-24 03:20:31下载
    积分:1
  • brazorobotico
    Brazo robotico proyecto para laboratorio
    2015-02-21 05:57:29下载
    积分:1
  • pinlvji
    频率计 测量范围1-100MHz 测量阈值0.1s 计数部分为FPGA/CPLD 语言VHDL 显示部分为51 单片机加八位数码管 语言C(Frequency meter Measuring range 1-100 MHZ Measure threshold is 0.1 s Count part of FPGA/CPLD Language VHDL Display part of 51 MCU with eight digital tube Language C)
    2020-10-30 20:39:55下载
    积分:1
  • DDS-Basic-principle
    DDS基本原理,详细讲述了DDS基本原理及设计技巧(DDS Basic principle)
    2015-09-14 21:38:26下载
    积分:1
  • spi_controller
    SPI控制器,基于VERILOG描述,分模块设计,共6个模块,时钟产生模块,移位模块,主模块,从模块,定义模块,顶层模块。(SPI controller, based on the VERILOG description, sub-module design, a total of six modules, clock generation module, shift module, main module, from the modules, custom module, top module.)
    2021-05-13 13:30:02下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载