-
用于实现两个数相加的vhdl代码,在相应的编译器中使用
用于实现两个数相加的vhdl代码,在相应的编译器中使用-used to achieve the two summed VHDL code, the corresponding use of compiler
- 2022-10-30 11:05:03下载
- 积分:1
-
CCSDS预测编码
最新的CCSDS高光谱图像压缩算法标准的FPGA实现,用VHDL实现的。可参考。绝对物有所值,希望对你的设计有所帮助!
- 2022-04-18 02:18:29下载
- 积分:1
-
fujieqi
在这里设计的是时分复用系统,就是要将三路8比特数据复用到同一信道上进行传输(Here is the design of time division multiplexing system, is to take the road three 8 bit data multiplexed onto the same channel for transmission)
- 2014-10-16 09:31:25下载
- 积分:1
-
project_1
简单的一个Verilog小程序,适合刚接触的人群(A simple Verilog small program, suitable for people just contact)
- 2020-06-16 22:20:01下载
- 积分:1
-
基于FPGA的多波形发生器
基于FPGA的多波形发生器
基于FPGA的多波形发生器
基于FPGA的多波形发生器-FPGA-based multi-waveform generator based on multi-FPGA Waveform Generator
- 2022-03-17 22:22:40下载
- 积分:1
-
DE2 VGA控制代码,de2上控制VGA
DE2 VGA控制代码,de2上控制VGA-DE2 VGA control code, de2 to control VGA
- 2022-04-17 02:33:42下载
- 积分:1
-
dp_xiliux the CPLD Verilog design experiments, 7 LED demo. code test.
dp_xiliux 的 CPLD Verilog设计实验,7个LED演示.代码测试通过. -dp_xiliux the CPLD Verilog design experiments, 7 LED demo. code test.
- 2023-03-22 17:40:04下载
- 积分:1
-
Farrow
说明: matlab代码,利用Farrow结构设计分数延时滤波器,滤波器阶数和个数可分别进行设置,利用最大最小准则近似。(Matlab code, using Farrow structure design fractional delay filter, filter order and number can be set separately, using the maximum and minimum criterion approximation.)
- 2021-03-28 22:29:11下载
- 积分:1
-
FSM_Robustness_Testing
基于有限状态机的健壮性测试研究。
关键词:健壮性测试;增强有限状态机;全球平台;安全通道协议(The Research of Robustness Testing Based on FSM)
- 2012-09-06 14:08:56下载
- 积分:1
-
chengfa_1
说明: FPGA实现四位数与四位数乘法,有仿真波形,合理利用FPGA资源(Four-digit and four-digit multiplication is realized by using FPGA. It has simulation waveform and makes rational use of the resources of the FPGA.)
- 2020-06-21 00:00:02下载
- 积分:1