手机号码归属地查询,代码详尽，简单易懂，欢迎使用！

Verilog HDL for Half Adder, Full Subtractor, Half Subtractor and 2x4 decoder.

关于硬件描述语言Verilog的135个经典实例，从易到难，对Verilog的编程有很大的帮助。(About the Verilog hardware description language 135 classic example, from easy to difficult, for Verilog programming of great help.)

ARC firmware interface defines.

设计一4位比较器,画出门级电路图,用verilog语言完成设计。 (Design a four comparators, drawing out level circuit diagram, complete the design using verilog language. )

E1 (FIRST ORDER EUROPE TRANSMISSION STANDARD)vhdl

quartus II-sopc builder avalon总线LCD控制IPCORE-quartus II-sopc builder avalon Bus LCD controller IP CORE

有一个 8 位全加器 VHDL 代码。我测试该代码在协同，看到了这段代码的工作。

FPGA设计的指导原则，很经典的！希望给大家方便-FPGA design of the guiding principles, it is classic! Want to give everyone easy

This is the update firmware for CVFX-C02, 7" motorized touch screen car dvd player gps

文章详细讲述了sdr_sdram控制器的使用和编程思想(sdr_sdram)