-
通过VGA接口获取视频输出的VHDL代码
vhdl code for obtaining video output through vga port
- 2022-02-04 13:35:30下载
- 积分:1
-
基于FPGA的17阶FIR滤波器VHDL代码及说明文档
基于FPGA的17阶FIR滤波器VHDL代码及说明文档-fpga fir
- 2023-03-06 09:25:04下载
- 积分:1
-
用vhdl来实现的数字频率合成的技术,几乎很全的,所有的都有...
用vhdl来实现的数字频率合成的技术,几乎很全的,所有的都有 -Use VHDL to realize the digital frequency synthesis technology, almost the whole of, all have
- 2022-02-04 17:07:58下载
- 积分:1
-
从两个小的产生更广泛的ALU
Generating a wider ALU from two small ones
- 2022-07-18 07:53:37下载
- 积分:1
-
nios_ruanhe_spi_3
这是我自己写的一个摄像头数据存储SD卡程序,quartus的verilog编写,摄像头采用自己添加的外设接口,数据采用dma采集,SD用的是软件自带的SPI内核以及znFAT的文件系统。帧率我没有测,有兴趣的可以测测,初学者可以参考学习,写的代码有点乱,如果有不懂的可以和联系。(This is what I wrote it myself a camera, SD card data storage program, quartus the verilog write, add their own camera with peripheral interfaces, data acquisition using dma, SD with the software that comes with SPI znFAT kernel and file system. I did not measure the frame rate, are interested can Cece, beginners can refer to the study, wrote the code a bit messy, if there do not understand can contact)
- 2015-09-18 11:39:07下载
- 积分:1
-
本文介绍了一种使用4蝴蝶(米,氮)的根元素
本文提出了一种使用4根元素蝶形(m,n)计数器来降低硬件复杂度、延迟、功耗的传统加法器的使用方法。并针对FFT算法提出了一种改进的换向器,利用流水线传输实现了连续输入数据与信息的结合,减少了内存需求。
- 2022-02-26 11:28:23下载
- 积分:1
-
stepper_motor
control stepper motor by fpga card with vhdl program
- 2012-01-08 02:34:17下载
- 积分:1
-
Input_filter
Module for filtering input digital signal
- 2015-03-05 16:53:07下载
- 积分:1
-
Can realize the time digital clock display, and on the hours, minutes, seconds t...
能实现数字钟中时间的显示,并可对小时,分钟,秒进行调整-Can realize the time digital clock display, and on the hours, minutes, seconds to adjust
- 2022-04-29 18:33:18下载
- 积分:1
-
attachments_2010_01_29
dct and idct vhdl code
- 2010-03-24 23:08:41下载
- 积分:1