登录
首页 » VHDL » VHDL语言100例详解,北京理工大学ASIC研究生出版,这里是1

VHDL语言100例详解,北京理工大学ASIC研究生出版,这里是1

于 2022-05-22 发布 文件大小:49.46 kB
0 198
下载积分: 2 下载次数: 2

代码说明:

VHDL语言100例详解,北京理工大学ASIC研究生出版,这里是1-20个examples-VHDL language of 100 cases explain, Beijing Institute of Technology, Graduate ASIC published examples here is 1-20 months

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • EEPROM
    控制器灯具有线和无线控制器采用STC11F02做的(Controller for lamp wired and wireless controller using STC11F02 to do)
    2012-01-05 14:45:10下载
    积分:1
  • 去抖动状态机,外部按键转换状态,同时可去抖动
    去抖动状态机,外部按键转换状态,同时可去抖动-To shake state machine, the external key conversion state, while to the jitter
    2022-02-07 09:04:28下载
    积分:1
  • sdh_pointer_deal
    文件描述的是SDH 指针处理和系统同步代码 veriolg(SDH pointer processing and system synchronization code veriolg of file Description)
    2012-09-07 16:17:40下载
    积分:1
  • CPLD
    基于CPLD 的光电脉冲码盘 信号四倍频电路设计-CPLD-based electro-optical pulse encoder signals four multiplier circuit design
    2022-08-10 19:02:11下载
    积分:1
  • 这是用VHDL编写的CRC32
    这是利用VHDL编写的一个CRC32的代码,文档只有代码,具体原理请参考其他文献-This is the use of VHDL prepared a CRC32-code, the document is only a code Please refer to specific tenets of other literature
    2022-12-25 21:15:08下载
    积分:1
  • Xilinx-Timing
    Xilinx FPGA 时序约束资料,原厂出品,经典不需要理由(Xilinx FPGA timing constraint information, original, classic no reason)
    2013-05-17 09:31:26下载
    积分:1
  • 学习Xilinx公司开发软件ISE的基础资料,从最基础到复杂逻辑设计。
    学习Xilinx公司开发软件ISE的基础资料,从最基础到复杂逻辑设计。-Learning Xilinx software ISE developed the basis of information from the most basic to complex logic design.
    2022-05-27 10:26:09下载
    积分:1
  • Ffpga-jpegP
    基于FPGA的JPEG图像压压缩,实现JPEG图像的实时压缩 (Real-time compression pressure compressed FPGA-based JPEG images, JPEG images)
    2012-08-23 22:11:39下载
    积分:1
  • maichongceliang
    对于已获得的脉冲包络采样序列,需测量的脉冲特征参数主要有:脉冲幅值(PA)、脉冲到达时间(TOA)和脉冲宽度(PW)。实际测量中,脉冲波形的形状是各种各样的,但其主要的参数有脉冲幅度、脉冲宽度、脉冲周期、脉冲占空比、脉冲前沿(上升时间)、脉冲后沿(下降时间)、脉冲上冲、脉冲下冲、脉冲下垂、脉冲顶部不平度等,脉冲参数的计量主要就是对这些参数进行计量。本程序包实现基于FPGA实现脉冲宽度和重复周期的测量。(Who have access to the pulse envelope sample sequence, the pulse measurement to be the main characteristic parameters are: pulse amplitude (PA), pulse time of arrival (TOA) and pulse width (PW). The actual measurement, the pulse shape is a wide variety of shapes, but its main parameters of the pulse amplitude, pulse width, pulse period, pulse duty cycle, pulse leading edge (rise time), pulse along (down time), the red pulse, pulse undershoot, pulse droop, pulse irregularities, such as at the top, the measurement of pulse parameters is mainly the measurement of these parameters. The package FPGA-based pulse width and repetition to achieve the measurement cycle.)
    2009-07-08 14:32:08下载
    积分:1
  • Verilog_Ip_RAM
    说明:  altera ram ip教程。对RAM进行读写操作,写32个数据到RAM中,再将写入的32个数据从RAM中读出。(altera ram ip.write data to ram and read the data from the ram.)
    2020-08-17 11:38:21下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载