登录
首页 » VHDL » PmodTMP Weatther Sttattiion 演示

PmodTMP Weatther Sttattiion 演示

于 2022-01-22 发布 文件大小:148.54 kB
0 158
下载积分: 2 下载次数: 1

代码说明:

此演示展示了如何利用两个 PmodRF1 无线无线电收发器进行数据通信。 该项目分为两个组成部分,一个基站和远程站。每个站是 由 Cerebot 纳米微控制器板,接收从温度数据控制 PmodTMP 温度计。 从监控站的温度数据通过无线方式传输到基站使用 两个 PmodRF1s。一旦基站接收到的远程温度数据,它显示两个 PmodCLS 显示屏上的基地和远程温度。远程站然后再睡 30 秒钟,以节省电池电量。30 秒后远程站花和传输另一种 温度读数和进程重复。

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • Top module name : SHIFTER (File name : SHIFTER.v) 2. Input pins: SHIFT [3:0],...
    Top module name : SHIFTER (File name : SHIFTER.v) 2. Input pins: SHIFT [3:0], IN [15:0], SIGN, RIGHT. 3. Output pins: OUT [15:0]. 4. Input signals generated from test pattern are latched in one cycle and are synchronized at clock rising edge. 5. The SHIFT signal describes the shift number. The shift range is 0 to 15. 6. When the signal RIGHT is high, it shifts input data to right. On the other hand, it shifts input data to left. 7. When the signal SIGN is high, the input data is a signed number and it shifts with sign extension. However, the input data is an unsigned number if the signal SIGN is low. 8. You can only use following gates in Table I and need to include the delay information (Tplh, Tphl) in your design.
    2022-04-13 06:40:15下载
    积分:1
  • 4bit-adder_verilog
    4位全加法器的modelsim工程带testbench(Four full-adder modelsim project with testbench)
    2020-08-16 16:38:25下载
    积分:1
  • altremote_update_cyclone5
    altera remote updata cyclone5 平台例程,无nios核版本(altera remote updata cyclone5 platform routine do not use nios)
    2021-04-23 17:38:47下载
    积分:1
  • quartusII的使用说明书,特别适用于初学者使用。
    quartusII的使用说明书,特别适用于初学者使用。-quartusII the use of brochures, especially for beginners to use.
    2022-03-21 18:58:23下载
    积分:1
  • 交通灯的VERILOG实现,含详细中文注释.
    交通灯的VERILOG实现,含详细中文注释.-Verilog realize traffic lights, with detailed notes in Chinese.
    2022-05-15 02:49:07下载
    积分:1
  • DDs直接数字频率合成器的源代码,其中包括采用IP核和普通两种方式...
    DDs直接数字频率合成器的源代码,其中包括采用IP核和普通两种方式-DDS Direct Digital Synthesizer source code, including the use of IP core and the general two ways
    2022-01-23 11:02:21下载
    积分:1
  • DIGITAL-PID
    Use verilog language design DIGITAL-PID source
    2016-12-26 09:41:15下载
    积分:1
  • dds digital shift Signal Generator, full
    dds数字移相信号发生器,功能齐全通过验证-dds digital shift Signal Generator, full-featured validated
    2022-08-15 06:38:32下载
    积分:1
  • Xilinx_FPGA_FFT_Application_Note
    Xilinx FPGA中FFT IP核的使用笔记,内部有FFT硬核的端口说明和具体设置以及源代码,对于数字信号处理研究人员,能图像处理、雷达成像、实时通信开发人员较多的开发时间!(Xilinx FPGA in the FFT IP core using a laptop internal hard core of the FFT port description and specific settings as well as the source code for digital signal processing, image processing, radar imaging, real-time communications developers more development time!)
    2013-04-23 09:34:31下载
    积分:1
  • temperature-control-system.zip
    a microcontroller as the core of the vegetable greenhouse temperature control system.
    2013-06-02 20:30:05下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载