-
是一个用vhdl语言编写的pwm程序,可以方便地用来和nios连接,实现对nios的功能扩展。...
是一个用vhdl语言编写的pwm程序,可以方便地用来和nios连接,实现对nios的功能扩展。-is a VHDL language with the PWM procedures can be used to facilitate connections and nios, nios to achieve a functional extension.
- 2022-07-11 04:57:55下载
- 积分:1
-
VHDL_biss
FPGA中针对Biss通讯协议解码VHDL语言源码(FPGA communication protocols against BiSS source decoder VHDL language)
- 2021-03-15 19:19:22下载
- 积分:1
-
zuoye2
主要编写了一组二进制数据通过根升余弦滤波器后的波形,但并没有使用ISE内部的FIR滤波器内核,该程序相当于编写了一个根升余弦滤波器。(Mainly prepared a set of binary data through the root raised cosine filter waveform after, but did not use the ISE internal FIR filter kernel, the program is equivalent to the preparation of a root raised cosine filter.)
- 2013-09-18 15:24:13下载
- 积分:1
-
2ASK
2ask调制与解调的源代码,经过测试可用(2ask modulation and demodulation source code is available, tested)
- 2012-12-09 21:27:49下载
- 积分:1
-
六个数码码动态扫描接口程序,用VERILOG语言编写的
六个数码码动态扫描接口程序,用VERILOG语言编写的-Six digital code dynamic scan interface program, using Verilog language
- 2022-03-24 21:40:23下载
- 积分:1
-
cic_compiler_ds613
说明: 国外的CIC补偿滤波器设计文件,非常有用(Abroad, CIC compensation filter design files, very useful)
- 2010-03-21 13:56:49下载
- 积分:1
-
01_基于ZYNQ的FPGA基础入门
VIVADO SOC 使用文档 基于zynq 7020(vivado soc example text of zynq)
- 2020-06-17 12:00:01下载
- 积分:1
-
adder32
原理图输入法制作的32位加法器。。。。。。。。(adder32)
- 2009-12-29 19:32:52下载
- 积分:1
-
irig_b
用来实现IRIG_B码的解码程序,在XILINX ISE上运行过没有问题,(Used to achieve IRIG_B code decoding process, in XILINX ISE run-off is no problem,)
- 2021-04-06 14:49:03下载
- 积分:1
-
REMOTE
orcad schematics for 8051 with rtc and lcd
- 2011-12-01 07:11:52下载
- 积分:1