-
8位数字显示的简易频率计
(1)能够测试10HZ~10MHZ的方波信号;
(2)电路输入的基准时钟为1HZ,要求测量值以8421BCD码形式输出;
(3)系统有复位键;
(4)采用分层次分模块的方法,用Verilog HDL进行设计,并对各个模块写出测试代码;
(5)具体参照说明文档(包含源代码,仿真图,测试波形,详细的设计说明)(A square wave signal capable of testing 10HZ~10MHZ;
(2) the reference clock input by the circuit is 1HZ, and the measured value is output in the form of 8421BCD code;
(3) the system has a reset key;
(4) adopt the method of layering sub sub module and design with Verilog HDL;
(5) write test simulation program.)
- 2020-12-02 02:59:26下载
- 积分:1
-
8路视频光端机 接收侧 VHDL源码,使用了千兆以太网SERDES芯片,基于TBI接口的PCM视频传输。...
8路视频光端机 接收侧 VHDL源码,使用了千兆以太网SERDES芯片,基于TBI接口的PCM视频传输。-8-Channel Video Optical Receiver side of VHDL source code, using the Gigabit Ethernet SERDES chip, based on the TBI interface PCM video transmission.
- 2022-12-18 19:40:04下载
- 积分:1
-
在QuartusII运用AHDL语言,首先设计出PN发生器来产生一个11位的数据流在整个周期内有效数据有 =2047位;再设计状态机用来检测串行数据流中的序列。...
在QuartusII运用AHDL语言,首先设计出PN发生器来产生一个11位的数据流在整个周期内有效数据有 =2047位;再设计状态机用来检测串行数据流中的序列。运用两个个计数器分别对PN码计数以及序列出现的次数计数。改变PN码结构可以作为通用数列检测器-QuartusII use in AHDL language, the first PN generator designed to generate a data stream 11 throughout the cycle has an effective data = 2047 re-designing the state machine used to detect the serial data stream in sequence. The use of two counters were counting on the PN code, as well as counting the number of sequences occur. Changes in the structure of PN code series can be used as general-purpose detector
- 2023-03-11 09:20:03下载
- 积分:1
-
decode_64_66
自编的64B/66B解码程序,做毕业设计的时候写的。(The decoding process 64B/66B , written when i am in the school。)
- 2020-10-16 10:07:29下载
- 积分:1
-
E VHDL数字电路设计
VHDL数字电路设计的电子书,很好的学习材料-VHDL digital circuit design of e-books, very good learning materials
- 2023-01-18 23:30:04下载
- 积分:1
-
CODE_VHDL_COUNTING 0 到 9 (慈 0 đến 9 Đếm hiển đoạn 施耐 1 带领 7)
CODE_VHDL_COUNTING 0 到 9 (慈 0 đến 9 Đếm hiển đoạn 施耐 1 带领 7)
- 2023-04-13 10:55:04下载
- 积分:1
-
FFT_top_5
方案组成模块及系统框图
本方案设计主要由以下模块组成
1:顶层模块
2:数据输入排序模块
3:系统控制模块
4:RAM控制器模块
5:ROM控制器模块
6:蝶型单元模块(Program composition module and system diagram
The design of this scheme is mainly composed of the following modules
1: top module
2: data input sorting module
3: system control module
4:RAM controller module
5:ROM controller module
6: butterfly type unit module)
- 2017-08-23 16:23:54下载
- 积分:1
-
一种接口控制板的逻辑电路设计CPLD程序。
一种接口控制板的逻辑电路设计CPLD程序。-an interface to the control board CPLD logic circuit design process.
- 2022-06-19 00:18:27下载
- 积分:1
-
verilog实现自动售货机
说明: 能实现输入0.5 1 5块钱的累加,然后对应购买的商品价格进行比较,显示找的钱数或错误灯(MY English is very good)
- 2019-01-09 13:35:02下载
- 积分:1
-
明白4
实现了一个四层单电梯控制系统。门可以自动开关,也可以手动开关。代码可以集成,不超过驱动的现象。
- 2022-04-10 00:20:47下载
- 积分:1