登录
首页 » Verilog » FPGA 64位除法器 verilog

FPGA 64位除法器 verilog

于 2023-09-02 发布 文件大小:1.09 kB
0 302
下载积分: 2 下载次数: 1

代码说明:

用verilog语言实现的除法器,实现方式为移位减

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • I2C
    K2FPGA开发板实验教程——I2C协议说明及verilog实现读写I2C器件,中文内涵代码,验证可用。(K2FPGA development board test tutorial- I2C protocol description and verilog read and write I2C devices, Chinese connotation code to verify availability.)
    2014-03-28 16:37:59下载
    积分:1
  • verilog2
    Learning Verilog Chinese Version Part 2
    2012-06-15 03:24:15下载
    积分:1
  • ad9226
    说明:  ad 9226 数据采集芯片的 FPGA 实现,FPGA 对数据的采集准确,通过仿真和实测(The FPGA implementation of ad9226 data acquisition chip,FPGA data acquisition accuracy, through simulation and measurement.)
    2020-01-12 19:08:30下载
    积分:1
  • clock_FPGA_verilog
    简易电子钟的设计(verilog HDL)(Simple design of the electronic clock (verilog HDL))
    2012-11-03 10:35:49下载
    积分:1
  • SMBus
    SMBus控制器的VHDL源码程序,适用于Quartus2,ISE等开发环境。(The SMBus controller VHDL source code procedures applicable to Quartus2 ISE development environment.)
    2021-03-24 18:39:14下载
    积分:1
  • leading-zero
    对于32位寄存器前导零个数的计数,一个简单的程序(32 registers a leading zero number of counts, a simple procedure)
    2012-06-05 16:41:11下载
    积分:1
  • LCD1602测试程序
    实现对LCD1602的Verilog HDL编程(the program for LCD1602 based on Verilog HDL)
    2020-06-23 21:00:01下载
    积分:1
  • ldpc-for-fpga-decoding
    ldpc译码算法的matlab实现,码长960,码率1/2,完全模拟fpga硬件实现语言,量化处理。(ldpc decoding using matalb,code length 960,code rate 1/2)
    2021-04-12 21:38:56下载
    积分:1
  • 29_ad9226_test
    用Verilog编写ad_9866的相应程序,在FPGA上实现相应功能(The corresponding program of ad_9866 is written with Verilog, and the corresponding functions are realized on the FPGA.)
    2019-06-24 16:43:27下载
    积分:1
  • Huffman_enc_dec
    Huffman encoder decoder verilog
    2021-03-21 00:49:17下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载