登录
首页 » Verilog » FPGA的DDS发生器

FPGA的DDS发生器

于 2022-06-16 发布 文件大小:1.53 MB
0 150
下载积分: 2 下载次数: 1

代码说明:

以DE2为开发平台,采用Veriolg语言编程,实现了DDS信号输出,频率,步进,波形输出均可调,采用Modelsim以及FPGA内嵌逻辑分析仪验证设计的正确性,可以满足一定的工程需求。

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 2010-xilinx-fpga-
    北京中教仪装备技术有限公司制作,关于xilinx FPGA使用的教程,包括ISE、picoblaze、microblaze等的使用说明。(some paper for the use of ise, picoblaze,microblaze)
    2011-12-15 10:25:49下载
    积分:1
  • hdlsrc
    GMSK vhdl generated from simulink
    2018-11-12 22:45:36下载
    积分:1
  • spi
    VHDL实现SPI功能源代码 -- The SPI bus is a 3 wire bus that in effect links a serial shift -- register between the "master" and the "slave". Typically both the -- master and slave have an 8 bit shift register so the combined -- register is 16 bits. When an SPI transfer takes place, the master and -- slave shift their shift registers 8 bits and thus exchange their 8 -- bit register values.(SPI realize the functional VHDL source code The SPI bus is a 3 wire bus that in effect links a serial shift register between the )
    2021-04-29 10:58:43下载
    积分:1
  • m68000
    VHDL code for MC68000
    2011-06-21 17:17:00下载
    积分:1
  • Nexys-4-DDR-XADC
    Nexys-4-DDR-XADC 开发板demo(Nexys-4-DDR-XADC e.v. Board demo)
    2018-12-07 15:33:22下载
    积分:1
  • uart
    说明:  uart 发送模块接收模块及tb,其中可以选择不同波特率进行收发,代码带有详细注释。(UART sending module and receiving module)
    2020-06-20 20:00:02下载
    积分:1
  • tcdg
    Encryption has become a part and parcel of our lives and we have accepted the fact that data is going to encrypted and decrypted at various stages. However, there is not a single encryption algorithm followed everywhere. There are a number of algorithms existing, and I feel there is a need to understand how they work. So this text explains a number of popular encryption algorithms and makes you look at them as mathematical formulas.
    2014-01-29 15:57:35下载
    积分:1
  • BNN-PYNQ-master
    在PYNQ-Z1上搭建二值神经网络(BNN)(Building two value neural network (BNN) on PYNQ-Z1)
    2018-01-15 11:34:33下载
    积分:1
  • uart
    说明:  可以进行连续uart串口读写999次以上不出错,已经检测成功(It can read and write serial UArt more than 999 times without error. It has been detected successfully.)
    2020-06-15 22:50:02下载
    积分:1
  • VHDL
    VHDL上百实例 包括 ADDER LATCH FIPPER AND ETC..(VHDL hundreds of examples, including ADDER LATCH FIPPER AND ETC ..)
    2010-11-22 05:15:29下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载