登录
首页 » VHDL » 基于Verilog代码简单

基于Verilog代码简单

于 2023-09-01 发布 文件大小:1.41 kB
0 249
下载积分: 2 下载次数: 1

代码说明:

simple code based on verilog shifter , cla ,clg

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • golomb编码,用于无损图像压缩等,基于quartusii平台。
    golomb编码,用于无损图像压缩等,基于quartusii平台。-golomb coding for lossless image compression, based on the platform quartusii.
    2022-02-15 20:55:31下载
    积分:1
  • A4_Led3
    led学习控制l44444444444444(led verilog led ccccccc)
    2019-05-06 09:38:14下载
    积分:1
  • RS_Encode_Decode
    RS(255,223)编解码算法。verilogHDL代码实现,在XILINX的芯片上得到验证。不包含任何IP核,方便移植到任何FPGA芯片。(RS (255223) encoding and decoding algorithm. VerilogHDL code to achieve, in the XILINX chip to be verified. Does not contain any IP core, easy to transplant to any FPGA chip.)
    2016-01-21 12:07:34下载
    积分:1
  • Verilog-classic-tutorial
    Verilog经典教程,非常好的资料!值得一看!(Classic Verilog tutorials, very good information! Worth a visit!)
    2012-11-12 09:32:53下载
    积分:1
  • base_4_fft
    基4FFT原理及MATLAB实现,基本原理,编程思想等(base——4 FFT principle and MATLAB implementation, the basic principles of programming ideas, etc.)
    2016-01-28 16:52:37下载
    积分:1
  • EDA设计实验,用VHDL编写的数字时钟代码,能显示分,秒,小时。根据所设置的频率不同,能够调整时间快慢。...
    EDA设计实验,用VHDL编写的数字时钟代码,能显示分,秒,小时。根据所设置的频率不同,能够调整时间快慢。-EDA design of experiments, prepared by VHDL code digital clock showing the hours, seconds, hours. According to the frequency of different settings, time to adjust speed.
    2022-10-28 17:25:03下载
    积分:1
  • fifo16_16
    异步的fifo,写时钟和读时钟相互独立,能够对数据进行缓存处理。希望对大家有用(Asynchronous fifo, write clock and the read clock independent of each other, capable of processing the data cache. I hope useful)
    2020-10-26 10:49:59下载
    积分:1
  • CY7C68013A_board_test
    该资料基于FPGA实现USB2.0的高速传输,即CY7C68013A芯片的数据传输,包括FPGA与上位机之间数据的相互传输,CY7C68013A的传输速率最高可达480M/S。(The FPGA-based high-speed data transmission USB2.0, that CY7C68013A chip data transmission, including the mutual transmission of data between the FPGA and the host machine CY7C68013A transfer rate up to 480M/S.)
    2020-08-24 21:48:15下载
    积分:1
  • that I wrote four string and turn ISE code In xilinx Spartan3E debugging has bee...
    这是我自己写的4位并转串ISE代码,在xilinx Spartan3E 上已经调试成功,拿出来与大家分享!-that I wrote four string and turn ISE code In xilinx Spartan3E debugging has been successful, with the show to share with you!
    2022-02-14 20:17:51下载
    积分:1
  • 10_rom_test
    说明:  介绍如何使用 FPGA 内部的 ROM 以及程序对该 ROM 的数据读操作。(This paper introduces how to use the ROM inside the FPGA and how to read the data of the ROM by the program.)
    2019-03-30 16:39:57下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载