登录
首页 » VHDL » VHDL_Led control single light from right to left( điều khiển led sáng dồn từ phải sang trái)

VHDL_Led control single light from right to left( điều khiển led sáng dồn từ phải sang trái)

于 2023-08-04 发布 文件大小:189.18 kB
0 119
下载积分: 2 下载次数: 1

代码说明:

VHDL_Led control single light from right to left( điều khiển led sáng dồn từ phải sang trái)

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • dpim_circle
    dpim是光通信中使用的一种调制方式,这里提供的是它的环回代码,自己可以根据需要拆开了下载到两块板子上。(dpim is used in an optical modulation, here is its loop-back code, they can download needed two apart on the board.)
    2011-05-25 16:02:51下载
    积分:1
  • 8路视频光端机 接收侧 VHDL源码,使用了千兆以太网SERDES芯片,基于TBI接口的PCM视频传输。...
    8路视频光端机 接收侧 VHDL源码,使用了千兆以太网SERDES芯片,基于TBI接口的PCM视频传输。-8-Channel Video Optical Receiver side of VHDL source code, using the Gigabit Ethernet SERDES chip, based on the TBI interface PCM video transmission.
    2022-12-18 19:40:04下载
    积分:1
  • 延迟线模块的verilog代码,延迟线模块是数字电路设计常用的模块...
    延迟线模块的verilog代码,延迟线模块是数字电路设计常用的模块-Delay-line module Verilog code, delay-line module is commonly used in digital circuit design module
    2022-08-09 02:38:35下载
    积分:1
  • This project features a full
    This project features a full-hardware sound compressor using the well known algorithm: IMA ADPCM. The core acts as a slave WISHBONE device. The output is perfectly compatible with any sound player with the IMA ADPCM codec (included by default in every Windows). Includes a testbench that takes an uncompressed PCM 16 bits Mono WAV file and outputs an IMA ADPCM compressed WAV file. Compression ratio is fixed for IMA-ADPCM, being 4:1. PLEASE NOTICE THAT THIS CORE IS LICENSED UNDER http://creativecommons.org/licenses/by-nc-sa/3.0/ (Creative Commons Attribution-Noncommercial-Share Alike 3.0 Unported). That means you may use it only for NON-COMMERCIAL purposes.
    2022-07-25 20:05:07下载
    积分:1
  • ISE
    设计一4位比较器,画出门级电路图,用verilog语言完成设计。 (Design a four comparators, drawing out level circuit diagram, complete the design using verilog language. )
    2015-12-11 21:16:12下载
    积分:1
  • m68000
    VHDL code for MC68000
    2011-06-21 17:17:00下载
    积分:1
  • ap01
    一個紅外線感測電路的設計,是經由opa來設計。(An infrared sensing circuit design, is designed by opa.)
    2011-10-19 14:22:24下载
    积分:1
  • taxi
    利用Verilog HDL语言设计了出租车计费器,使其具有时间 显示、计费以及模拟出租车启动、停止、复位等功能,并设置了动态扫描电路显示车费和对应时间,显示 了硬件描述语言Verilog—HDL设计数字逻辑电路的优越性。(Design using Verilog HDL language a taxi meter, it has time display, billing and simulation taxi start, stop, reset and other functions, and set dynamically display scanning circuit and the corresponding time fare, shows the hardware description language Verilog-HDL design advantages of digital logic circuits.)
    2011-08-30 08:18:51下载
    积分:1
  • 在Quartus环境中,采用VHDL语言编写的出租车计费系统,系统共分为分频、状态切换、记程、计费等模块,模仿现实中出租车计费。...
    在Quartus环境中,采用VHDL语言编写的出租车计费系统,系统共分为分频、状态切换、记程、计费等模块,模仿现实中出租车计费。-In the Quartus environment, the use of VHDL language taxi billing system, the system is divided into sub-frequency, state switching, recording process, billing and other modules, to imitate reality, taxi billing.
    2022-02-25 18:59:33下载
    积分:1
  • rfid new code
    In the data management system a significant role of the Data link layer is to convert the unreliable physical link between reader and tag into a reliable link. Therefore, the RFID system employs the Cyclic Redundancy Check (CRC) as an error detection scheme. In addition for reader to communicate with the multiple tags, an anti-collision technique is required. The technique is to coordinate the communication between the reader and the tags. The common deterministic anti-collision techniques are based on the Tree algorithm such as the Binary Tree and the Query Tree algorithms.
    2019-04-30 16:54:27下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载