登录
首页 » VHDL » 音频信号分析仪的FPGA源码

音频信号分析仪的FPGA源码

于 2023-07-28 发布 文件大小:5.09 MB
0 145
下载积分: 2 下载次数: 2

代码说明:

 音频信号先经过由运放和电阻组成的50Ohm阻抗匹配电路以满足输入阻抗50 Ohm的系统要求,这样方便信号功率的计算。为了保证所处理的信号被不失真的采样,信号还要通过截止频率为10Khz的抗混叠低通滤波器。最后为了AD能正确的采样,信号还要通过信号抬高电路。 经过12位A/D转换芯片MAX144转换后的数字信号经由基于FPGA的NIOSII处理器进行FFT变换和处理,分析各个频率点的功率值,并将这些值显示在LCD上。 该源代码就是fft变换的源代码

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • Top module name : SHIFTER (File name : SHIFTER.v) 2. Input pins: SHIFT [3:0],...
    Top module name : SHIFTER (File name : SHIFTER.v) 2. Input pins: SHIFT [3:0], IN [15:0], SIGN, RIGHT. 3. Output pins: OUT [15:0]. 4. Input signals generated from test pattern are latched in one cycle and are synchronized at clock rising edge. 5. The SHIFT signal describes the shift number. The shift range is 0 to 15. 6. When the signal RIGHT is high, it shifts input data to right. On the other hand, it shifts input data to left. 7. When the signal SIGN is high, the input data is a signed number and it shifts with sign extension. However, the input data is an unsigned number if the signal SIGN is low. 8. You can only use following gates in Table I and need to include the delay information (Tplh, Tphl) in your design.
    2022-06-13 02:00:08下载
    积分:1
  • FPGA
    用Vrilog产生一个混沌信号,并用MATLAB仿真,画出波形。(With Vrilog generate a chaotic signal simulation using MATLAB, draw the waveform.)
    2012-11-15 20:29:35下载
    积分:1
  • simple eight CPU, containing PDF files. They can check details
    简单的8个CPU,包含PDF文件。他们可以查看详细信息
    2022-07-03 13:41:23下载
    积分:1
  • BPSK
    说明:  先用Matlab理论仿真,再用Verilog语言在ISE环境下编写程序,可通过手机发送指令来控制上下变频器的参数。(Firstly, we use the theory of MATLAB to simulate, and then use Verilog language to write programs in ISE environment. The parameters of up-down converter can be controlled by sending instructions from mobile phone.)
    2020-06-19 22:40:02下载
    积分:1
  • VHDL digital system design and engineering practice 4, including the principles,...
    VHDL数字系统设计和工程实践5,包含原理,真值表和原理图,以及VHDL源代码.-VHDL digital system design and engineering practice 4, including the principles, truth table and schematic, as well as VHDL source code.
    2022-08-11 13:48:51下载
    积分:1
  • verilog digital stopwatch to achieve accurate to 10ms
    verilog实现的数字跑表 精确到10ms-verilog digital stopwatch to achieve accurate to 10ms
    2022-04-18 11:51:54下载
    积分:1
  • CPLD_PWM
    一个在CPLD,EPM70128上实现的PWM控制源程序。(A CPLD, EPM70128 realize the PWM control on the source.)
    2008-07-25 12:43:39下载
    积分:1
  • verilog-PS2
    说明:  在FPGA内,实现PS2键盘数据读取功能,verilog源代码(In the FPGA, achieving PS2 keyboard data read functions, verilog source code)
    2009-08-28 16:10:24下载
    积分:1
  • 一个简单的移位寄存器。VHDL语言的,或许会对你有所帮助!
    一个简单的移位寄存器。VHDL语言的,或许会对你有所帮助!-A simple shift register. VHDL language, and perhaps will help you!
    2023-07-05 13:15:03下载
    积分:1
  • ethmac10g_latest.tar
    10G高速以太网mac VERILOG源码 可仿真可实现(10G high speed Ethernet MAC verilog code can be used for synthesis or inplementation)
    2015-08-19 17:39:02下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载