-
用VHDL语言编程完成数码管0
用VHDL语言编程完成数码管0-255数字的显示-VHDL language programming with the 0-255 number to complete the display of the digital control
- 2023-04-25 03:25:03下载
- 积分:1
-
DE2 FPGA盒
FPGA KIT DE2-35
This project outputs a selected voltaje using VGA DAC, the DAC module is controlled using LCD display and buttons.
- 2022-12-31 09:25:04下载
- 积分:1
-
rs232_3
说明: 为串口收发器以及汉明编码,将电脑通过串口发送的7位数据转化成汉明码显示于led上,或把接收到的11位汉明码解码并验错纠错(For the serial port transceiver, and Hamming codes, the computer through the serial port into 7-bit data displayed on the led on the Hamming code, or to receive the 11 Hamming code error correction decoding and experience)
- 2010-04-29 22:18:02下载
- 积分:1
-
verilog-2-1-4
卷积码(2,1,4)编解码的FPGA实现(Convolution code (2,1,4) decoding the FPGA implementation)
- 2020-12-27 21:09:02下载
- 积分:1
-
RFID
RFID防碰撞算法的研究,以及对其各种算法的仿真,以及改进算法的仿真和比较。(RFID anti-collision algorithm, as well as its simulation algorithms, and improved simulation and comparison algorithms.)
- 2020-12-03 09:59:25下载
- 积分:1
-
emif_tt
实现dsp与fpga的emif的verilog异步实现,可实现异步读写以及相应功能模块控制,文件中包含仿真后的波形图形以及仿真测试程序,运行环境quartus ii11.0,仿真环境mmodelsim se 6.5d(Achieve dsp and fpga verilog asynchronous implementation of the emif, enabling asynchronous reading and writing as well as the corresponding function module control, the document contains graphics, and after the simulation waveform simulation testing procedures, operating environment quartus ii11.0, simulation environment mmodelsim se 6.5d)
- 2020-12-04 15:59:23下载
- 积分:1
-
sata3.0协议及FPGA各模块实现
说明: sata3.0协议及FPGA各模块实现,有代码及文档说明。(Sata3.0 protocol and FPGA module implementation, with code and documentation.)
- 2020-02-13 01:02:31下载
- 积分:1
-
ZF-SIC_TPA
迫零-串行干扰删除检测的程序,包括16QAM和QPSK(Zero forcing- Interference Cancellation detection procedures, including 16QAM and QPSK)
- 2020-10-23 15:27:22下载
- 积分:1
-
ADV7180
files describe how to configure an ADV7180
- 2010-03-17 22:49:23下载
- 积分:1
-
DTMB
能够完美产生数字地面电视(DTMB)的信源的程序。帧头模式为模式一。信道可选择,信号加入频偏,延时,后经滤波器后输出。(Able to produce perfect digital terrestrial television (DTMB) of the source program. Mode is the mode a header. Channels to choose from, the signal adding offset, delay, after the filter output.)
- 2013-07-25 11:22:28下载
- 积分:1