登录
首页 » VHDL » File name: ADC0809.vhd features: Based on the VHDL language, easy to control imp...

File name: ADC0809.vhd features: Based on the VHDL language, easy to control imp...

于 2023-07-04 发布 文件大小:1.13 kB
0 173
下载积分: 2 下载次数: 1

代码说明:

文件名:ADC0809.vhd功能:基于VHDL语言,实现对ADC0809简单控制说明:ADC0809没有内部时钟,需外接10KHz~1290Hz的时钟号,这里由FPGA的系统时钟(50MHz)经256分频得到clk1(195KHz)作为ADC0809转换工作时钟。-File name: ADC0809.vhd features: Based on the VHDL language, easy to control implementation of the ADC0809 Description: ADC0809 internal clock does not need external 10KHz ~ 1290Hz clock number, here by the FPGA system clock (50MHz) frequency by 256 points to be clk1 (195KHz ) as the conversion ADC0809 clock job.

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • zidongmen1
    控制步进电机转动,正反转,旋转角度完美掌握。很好用,亲测(Control stepping motor rotation, positive and negative rotation, perfect control of rotation angle. Very easy to use, personal test)
    2018-12-25 16:41:07下载
    积分:1
  • uart01
    一种实现计算机接口rs232与FPGA通信的基于VHDL语言设计的一段非常简洁的程序(A RS232 computer interface implementation with FPGA-based VHDL language communications designed a very simple procedure)
    2009-03-15 23:13:42下载
    积分:1
  • The source code for the Nios II development of an example, the main demonstratio...
    本源码为Nios II的开发示例,主要演示Nios II的定时中断器的应用。开发环境QuartusII。 本示例十分经典,对基于SOPC开发的FPGA初学者有很大帮助。-The source code for the Nios II development of an example, the main demonstration Nios II interrupt timing device applications. Development environment QuartusII. This example is very classic, FPGA-based SOPC development of great help for beginners.
    2022-03-20 14:56:37下载
    积分:1
  • EDA应用中ROM具体定义实例,供大家学习和写程序参考之用
    EDA应用中ROM具体定义实例,供大家学习和写程序参考之用-EDA applications, examples of the specific definition of ROM, for everyone to learn and write programs for reference
    2022-07-07 21:49:00下载
    积分:1
  • data_swith
    verilog 代码实现串并转换,有延迟(Verilog code and string conversion, delay)
    2011-07-31 23:58:17下载
    积分:1
  • 基于FPGA平台,实现了直接数字频率合成。
    基于FPGA平台,实现了直接数字频率合成。-FPGA-based platform, to achieve a direct digital frequency synthesis.
    2022-03-01 23:16:21下载
    积分:1
  • 有关FIFO的代码
    用VHDL语言写的代码 包括全局的输入时钟缓冲器来去抖动,块RAM模块65536*10,读数据,写数据,空标志信号的产生,满标志信号的产生,读写使能信号的产生七个模块!对各位有帮助噢!
    2023-01-20 22:45:04下载
    积分:1
  • fifo
    异步FIFO 输入: 16bit 输出:16bit 深度:256(Asynchronous FIFO Input: 16bit Output: 16bit Depth: 256)
    2017-07-10 14:02:36下载
    积分:1
  • ccd_tcp1209d-driver
    ccd驱动程序,刺程序是tcd1209的驱动程序,能够修改积分时间(ccd driver stabbed program is tcd1209 driver can modify the integration time)
    2021-02-23 09:49:40下载
    积分:1
  • DEMO_CAM_LCD
    说明:  实现了从摄像头读取数据到液晶的显示,利用了cycloneV 和康欣的开发板资源(It realizes the display of reading data from camera to liquid crystal.)
    2019-07-05 15:25:36下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载