-
DE2_CCD_sobel
通过摄像头图像的提取,在FPGA开发板上实现的,主要实现了图像轮廓的提取(Extraction of the image through the camera, in the FPGA implementation of the development board, the main achievement of the image contour extraction)
- 2020-07-22 17:48:45下载
- 积分:1
-
fjq1
介绍了在数字语音通信中, 利用在系统可编程技术和复杂可编程逻辑器件CPLD, 实现了数字语音的复接和分接
对于其中的单稳态电路的数字化和数字锁相环提取位同步信号也进行了详细的设计说明。实际应用结果表明, 系统工作稳
定可靠, 设计是成功的。(Describes the digital voice communications, the use of in-system programmable technical and complex programmable logic device CPLD, to achieve the digital voice multiplexer and demultiplexer for the single steady state in which the digital circuit and digital phase locked loop extraction bit synchronization signals are also carried out a detailed design specification. The practical application results show that the system works stable and reliable design is successful.)
- 2020-12-01 10:39:28下载
- 积分:1
-
CameraTrackingmaster
moving tracking based in D5M camera
tracking camera
- 2016-04-08 14:57:11下载
- 积分:1
-
128点 基8 FFT
使用Verilog语言对128点 基8FFT的实现(Implementation of 128-point basis 8FFT)
- 2018-11-29 14:39:32下载
- 积分:1
-
2003101190493221
还好用,大家一起来看下,不错的图书管理软件啊 ,呵呵(Fortunately with, everyone look, the good library management software, ah, huh, huh)
- 2010-09-14 13:08:40下载
- 积分:1
-
digital_clock
说明: 数字钟通过verilog实现,并且支持Modelsim仿真,通过实验验证(The digital clock is implemented by Verilog and supports Modelsim simulation)
- 2020-06-18 05:00:02下载
- 积分:1
-
tcoug
Synopsys®
Timing Constraints and Optimization
User Guide
- 2014-08-23 17:37:56下载
- 积分:1
-
Study_Test
实现简单的硬件加法器、除法器,实现源码文中注释(Realize simple hardware adder and divider, realize source code)
- 2020-06-21 05:20:01下载
- 积分:1
-
8051Verilog_code
8051内核的Verilog程序实现,完成普通的单片机8051内核功能.包含综合后文件和测试文件(The 8051 kernel Verilog program complete ordinary microcontroller 8051 kernel function. Contains comprehensive post files and test files)
- 2021-04-14 21:38:54下载
- 积分:1
-
DE2_Top
Verilog代码,适合于初学者进行学习,是基于DE2平台的代码。(Verilog code, suitable for beginners to learn, is based on the DE2 platform code.)
- 2008-03-24 16:11:58下载
- 积分:1