-
IEEE标准的VHDL语言
IEEE Standard VHDL language
- 2022-07-23 02:23:26下载
- 积分:1
-
uart_byte_rx
libero soc工程,实现通过串口接收到单字节数据后并返回发送给上位机(Libero SOC project, which realizes receiving single byte data through serial port and sending it back to host computer)
- 2020-06-21 09:20:01下载
- 积分:1
-
cycle_measure
测量周期,此程序已经在EP2C板子上成功实现(mesure cycle)
- 2013-08-29 16:09:17下载
- 积分:1
-
simpleCpu
relative cpu design implementation
- 2013-08-14 21:22:39下载
- 积分:1
-
stop_watch
采用Quartus2编写的电子秒表电路
实现计时、暂停等功能(Quartus2 prepared using electronic stopwatch timer circuit, suspension and other functions)
- 2008-04-27 13:04:03下载
- 积分:1
-
SDRAM
说明: SDRAM的驱动程序,主要是对SDRAM各类状态进行驱动,有刷新模块、读、写模块等。(The driver of SDRAM mainly drives various states of SDRAM, including refresh module, read and write module.)
- 2020-06-23 01:40:02下载
- 积分:1
-
vga
说明: 实现在屏幕上显示绿色和红色相间的水平条纹。其中,vga_640x480模块将产生行同步信号hsyn和场同步信号 vsync; vga_stripes模块将产生red、green和blue三个输出。(The horizontal stripes of green and red are displayed on the screen. Among them, vga_640x480 module will produce line synchronization signal Hsyn and field synchronization signal vsync; vga_stripes module will produce red, green and blue three outputs.)
- 2020-06-24 02:00:02下载
- 积分:1
-
Foundry-Flash-Verilog-code
几大代工厂的flash verilog源代码(flash verilog code)
- 2021-03-09 15:29:28下载
- 积分:1
-
CPLD
基于CPLD 的光电脉冲码盘
信号四倍频电路设计-CPLD-based electro-optical pulse encoder signals four multiplier circuit design
- 2022-08-10 19:02:11下载
- 积分:1
-
这是一个用vhdl硬件描述语言实现的乘法器而不是多路选择器
这是一个用vhdl硬件描述语言实现的乘法器而不是多路选择器-this is an implimentation of an multiplier rather than multiplexer.
- 2022-05-16 15:56:46下载
- 积分:1