-
QPSK_System
实现QPSK系统的调制解调仿真,基带成形滤波器采用升余弦滚降滤波器,将仿真的误码率与理论误码率作了比较(Implement QPSK modulation and demodulation simulation system, the baseband shaping filter using Raised Cosine filter will BER simulation were compared with the theoretical BER)
- 2020-12-22 15:39:07下载
- 积分:1
-
verilog编写的1024点的fft快速傅立叶变换代码
说明: FFT 1024 point, in 10 state
- 2020-12-18 20:29:11下载
- 积分:1
-
dianziqin
运用quartus 软件模拟的电子琴,实现按键出现不同音调的音乐。(Quartus software simulation using keyboard, keys appear to achieve different tones of music.)
- 2013-07-03 14:57:05下载
- 积分:1
-
RTC-DS1307-interfacing-with-PIC
Real time Clock DS1307 interacing with PIC using I2C.
- 2013-03-06 13:52:42下载
- 积分:1
-
verilog prescaler for the realization of the odd
verilog实现的奇数分频器 针对任何规模的奇数分频-verilog prescaler for the realization of the odd-numbered odd-numbered points of any size-frequency
- 2022-08-08 15:56:02下载
- 积分:1
-
MIPS_LANG
verilog实现misp架构,并且支持modelsim仿真(Verilog implements MISP architecture and supports Modelsim simulation)
- 2020-06-18 04:40:02下载
- 积分:1
-
基于FPGA的信号发生器20140506
说明: 基于FPGA的芯片信号发生器,利用Verilog语言实现信号发生器的各个模块单元,
实现的要求:正弦波、三角波、方波等;(Based on FPGA chip signal generator, using Verilog language to realize each module unit of the signal generator, Requirements: sine wave, triangle wave, square wave, etc;)
- 2019-12-30 11:48:26下载
- 积分:1
-
shift_split_data
关于一个串行数据输入 根据时序将数据分两路输出的程序 (on a serial data input timing will be based on output data using two procedures)
- 2006-07-04 09:40:55下载
- 积分:1
-
TEXTIO_Import_txt_Matlab
将FPGA设计仿真结果数据写入到txt记事本中,然后通过Matlab读取txt中的数据并显示图像(write the FPGA simulation result data into textbook,and read these data from textbook and display image in Matlab)
- 2012-12-28 13:42:57下载
- 积分:1
-
Altera Sdram IP 源码,VHDL写的
Altera Sdram IP 源码,VHDL写的-Altera Sdram IP source code, VHDL written
- 2022-04-21 21:08:22下载
- 积分:1