-
XAPP_585
XAPP585 serdes_1_to_7 and serdes_7_to_1 data
- 2021-02-04 13:49:57下载
- 积分:1
-
H.265视频压缩的FPGA实现
说明: 使用verilog语言实现H.265压缩算法,能够实现实时视频数据的压缩传输(Using Verilog language to realize h.265 compression algorithm can realize the compression and transmission of real-time video data)
- 2020-06-29 02:40:01下载
- 积分:1
-
GF_2_m_域乘法器的快速设计及FPGA实现,对于rs编翼码的理解和设计有帮助...
GF_2_m_域乘法器的快速设计及FPGA实现,对于rs编翼码的理解和设计有帮助-Domain multiplier GF_2_m_ rapid design and FPGA realization for rs wing made the understanding of code and design has helped
- 2022-04-25 05:12:28下载
- 积分:1
-
VHDL语言按VGA接口标准把数字图像信号转换成标准VGA格式。适合做学习试验...
VHDL语言按VGA接口标准把数字图像信号转换成标准VGA格式。适合做学习试验-VHDL by VGA interface standards, digital image signal conversion into a standard VGA format. Suitable for the pilot study
- 2022-05-08 02:59:08下载
- 积分:1
-
FFT_verilog
说明: verilog实现的FFT变换,经硬件测试其功能与Altera的FFT IP核相近(verilog implementation FFT transform, through hardware, test its functionality with Altera' s FFT IP core similar to)
- 2009-08-26 11:29:57下载
- 积分:1
-
hard
在Quartus中,利用FPGA例化的存储器实现程序的BOOTLOADER的搬移(In Quartus, the use of FPGA case of memory to achieve the program' s move BOOTLOADER)
- 2020-09-27 20:17:46下载
- 积分:1
-
VGA_1
VGA显示原理与VGA时序实现论文,详细介绍了VGA的原理
(Principle and VGA VGA display timing to achieve paper, detailing the principles VGA)
- 2021-04-27 17:58:44下载
- 积分:1
-
1.初始状态为4个方向的红灯全亮,时间1秒。
2.东、西方向绿灯亮,南、北方向红灯亮。东、西方向通车,时间30秒。
3.东、西方向黄灯闪烁,南、北方...
1.初始状态为4个方向的红灯全亮,时间1秒。
2.东、西方向绿灯亮,南、北方向红灯亮。东、西方向通车,时间30秒。
3.东、西方向黄灯闪烁,南、北方向红灯亮。时间2秒。
4.东、西方向红灯亮,南、北方向绿灯亮。南、北方向通车,时间15秒。
5.东、西方向红灯亮,南、北方向黄灯闪烁。时间2秒。
6.返回2,继续运行。
-1. Initial state for four whole direction of the red lights lit up, a second time. 2. East and West to the green, in the south, north to the red light. West and the East to open in time for 30 seconds. 3. East and West to the blinking yellow light, in the south, north to the red light. Time 2 seconds. 4. East and West to the red light, in the south, north to the green. South and North to the opening time of 15 seconds. 5. East and West to the red light, in the south, north to the flashing yellow light. Time 2 seconds. 6. Return 2, continued to operate.
- 2023-01-12 03:20:04下载
- 积分:1
-
VHDL教学的经典之作,大家学习必看的书籍。
VHDL教学的经典之作,大家学习必看的书籍。-VHDL teaching classic, must-see U.S. study books.
- 2022-12-05 21:15:06下载
- 积分:1
-
ad706_verilog
AD706在Sparten6使用的FPGA代码,测试通过(AD706 FPGA Code In Sparten6)
- 2017-02-06 10:39:29下载
- 积分:1