登录
首页 » VHDL » 标准的异步串口通讯设计程序――基于VHDL编程

标准的异步串口通讯设计程序――基于VHDL编程

于 2023-04-04 发布 文件大小:10.63 kB
0 146
下载积分: 2 下载次数: 2

代码说明:

标准的异步串口通讯设计程序――基于VHDL编程-communication design programme of standard asynchronous serial port base on VHDL programme

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • codeloc1k
    说明:  实现电子密码锁的各项功能,经过编译和仿真(Electronic code lock of the function, the compiler and simulation)
    2008-11-09 21:24:14下载
    积分:1
  • 7x7块交织器的FPGA设计
    基于FPGA的7x7块交织器设计,程序分交织、解交织两部分,并在QUARTUS II 9.0 下仿真通过,内附模块详细端口说明及仿真分析文件。
    2022-12-16 23:40:03下载
    积分:1
  • vhd语言编写交通灯
    本代码来自老师指导,自己编写,可以修改交通灯的时间
    2022-12-15 17:30:09下载
    积分:1
  • WCDMA-Frequency-Domain-Interference-Cancellation-f
    WCDMA数字频域干扰抵消器,绝对的高手写的文档和代码,里面资料齐全方便自学,是很好的学习FPGA实现无线通信模块的资料。(WCDMA Frequency Domain Interference Cancellation figures, the absolute master of written documentation and code, which complete information to facilitate self-learning, is a very good learning FPGA implementation of wireless communications and information.)
    2010-10-31 23:22:34下载
    积分:1
  • dualportram_vhdl
    采用VHDL硬件描述语言实现的双口径RAM块存储器的初始化(VHDL hardware description language using the dual-caliber RAM block memory initialization)
    2010-06-17 10:22:47下载
    积分:1
  • This tutorial explains how the SDRAM chip on ltera’s DE2 Development and Educati...
    This tutorial explains how the SDRAM chip on ltera’s DE2 Development and Education board can be used with a Nios II system implemented by using the Altera SOPC Builder.
    2022-02-12 08:59:26下载
    积分:1
  • 429NEW-03-15
    429总线通过FPGA直接实现发送程序,通过Verilog实现(send 429 message by Verilog and FPGA )
    2021-04-23 09:58:48下载
    积分:1
  • ethernet-verilog
    非常详细的千兆以太网MAC verilog代码,可以供硬件设计时有关网络的开发参考(Very detailed Gigabit Ethernet MAC verilog code, can be used for hardware design of the network to develop a reference)
    2020-09-19 11:27:57下载
    积分:1
  • spi flash 控制器设计
    基于FPGA的spi flash 控制器设计,详细的vhdl代码分析.......................................................................................................................................................................................................................
    2022-07-04 03:02:41下载
    积分:1
  • 几个VHDL的源代码和和一个本人编写的5级流水线RISC CPU的代码
    几个VHDL的源代码和和一个本人编写的5级流水线RISC CPU的代码-several VHDL source code, and in my preparation of a five pipelined RISC CPU code
    2023-05-10 01:55:03下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载