-
Verilog数字系统设计教程(第二版) 夏宇闻
说明: Verilog数字系统设计教程(第二版) 夏宇闻(Verilog Digital System Design Course (2nd Edition) Xia Yuwen)
- 2020-06-20 18:40:02下载
- 积分:1
-
本程序为24小时计时器,稳定无误差。简单好用,是Verilog HDL语言初学者的指引。...
本程序为24小时计时器,稳定无误差。简单好用,是Verilog HDL语言初学者的指引。-This procedure for 24-hour timer, stable error-free. Easy-to-use, is the Verilog HDL language beginners guide.
- 2022-07-20 09:46:32下载
- 积分:1
-
this document is in two MAXplusII environment through the development and operat...
此两文件是在MAXplusII环境下开发并运行通过的VHDL文件,实现了并串口转换功能。-this document is in two MAXplusII environment through the development and operation of the VHDL documents, and the realization of serial conversion function.
- 2022-02-26 14:17:56下载
- 积分:1
-
FPGA实现打车计程系统
采用FPGA实现打车计程系统设计,实现自动计程及计费,本内容包括硬件程序设计及基于QUARTUS软件的仿真
- 2022-03-25 05:53:10下载
- 积分:1
-
cycle_measure
测量周期,此程序已经在EP2C板子上成功实现(mesure cycle)
- 2013-08-29 16:09:17下载
- 积分:1
-
demo_as32ttl1w
说明: 可以获取各种字符,并在数码管显示出来,非常的靠谱且稳定(Various characters can be acquired and displayed on the digital tube.)
- 2020-06-16 15:00:02下载
- 积分:1
-
autosell-verilog
实现简单自动售货机的基本功能。投币找零功能,并用Led数码管显示,输出结果用Led显示。(Basic functions simple vending machines. Coin change for function and use Led digital tube display, the output display Led.)
- 2014-07-26 21:50:07下载
- 积分:1
-
用VHDL语言编写的写存储器程序,可下载在FPGA中使用
用VHDL语言编写的写存储器程序,可下载在FPGA中使用-VHDL language used to write memory program can be downloaded in the FPGA using
- 2022-06-17 11:46:31下载
- 积分:1
-
Yoshis_Island_(V1.0)_(U)
Bringing SMW2:YI Back To LIFE Through Rom!
- 2013-01-19 23:40:42下载
- 积分:1
-
17_walsh_128
walsh码,在CDMA系统中经常使用到的方法,在quartusII环境下实现的。(walsh code in the CDMA system, the method often used in quartusII environment to achieve.)
- 2020-07-03 09:00:02下载
- 积分:1