登录
首页 » VHDL » CODE_VHDL_INITIALIZING 液晶电视 DISPLAY(KHỞI TẠO HIỂN THỊ LCD)

CODE_VHDL_INITIALIZING 液晶电视 DISPLAY(KHỞI TẠO HIỂN THỊ LCD)

于 2022-03-17 发布 文件大小:5.22 MB
0 153
下载积分: 2 下载次数: 1

代码说明:

CODE_VHDL_INITIALIZING 液晶电视 DISPLAY(KHỞI TẠO HIỂN THỊ LCD)

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • FifoinFIFO
    systemc实现的一个fifo,对想要学习systemc的同学很有帮助哦(A fifo systemc achieved, the students want to learn systemc helpful oh)
    2021-04-18 00:28:52下载
    积分:1
  • 基于FPGA的PCM编码器与解码器的设计
    基于FPGA的PCM编码器与解码器的设计-about fpga and pcm
    2022-05-12 11:08:54下载
    积分:1
  • Verilog代码。注册成功,对FPGA的使用标准单元库…
    verilog 代码. 经验证成功,可以作为标准单元库,为FPGA设计者使用.-Verilog code. Certified success, as a standard cell library for the use of FPGA designers.
    2022-06-15 14:54:08下载
    积分:1
  • VHDL language used to write the VGA control procedures have been verified, the a...
    用VHDL语言写的VGA 控制程序,已经验证过,绝对好用!-VHDL language used to write the VGA control procedures have been verified, the absolute ease of use!
    2022-01-23 11:20:28下载
    积分:1
  • verilog-learning-of-HuaWei
    华为公司学习verilog的资料,绝密资料,想学习verilog编程,想学习FPGA,想以后进华为公司的都可以看看。(Huawei learning verilog information, confidential information, want to learn verilog programming, want to learn FPGA, think later into the Huawei can see.)
    2013-07-23 14:48:30下载
    积分:1
  • Encoder_SSI_Veryilog
    说明:  本文详细描述了SSI协议的通讯格式、原理及应用电路,并采用verilog语言实现了SSI通讯协议.设计实用电路并实现了与绝对值编码器的通讯(SSI protocol described in detail the communication format, principle and application circuit, and use verilog language of the SSI protocol. Practical circuit design and implementation of the communication with the absolute encoder)
    2020-12-28 20:59:02下载
    积分:1
  • 20190718
    uart implementation and documentation, this describes the basic steps in building your own uart module on verilog and programming them on an fpga device
    2020-06-21 21:40:01下载
    积分:1
  • 基于FPGA的乐曲发生器电路设计 附含源代码(quartersii环境下运行)...
    基于FPGA的乐曲发生器电路设计 附含源代码(quartersii环境下运行)-FPGA-based circuit design of the music generator containing the source code is attached (quartersii environment to run)
    2022-02-16 04:27:54下载
    积分:1
  • fwwallace
    wallace tree multiplier in verrilog
    2013-03-19 00:15:07下载
    积分:1
  • COSTAS环载波同步
    说明:  how to come ture a costas loop in FPGA with verilog,it is very useful on project
    2019-05-07 11:12:02下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载