登录
首页 » VHDL » RISC CPU IP CORE can be used to direct the development and application of the pr...

RISC CPU IP CORE can be used to direct the development and application of the pr...

于 2023-02-24 发布 文件大小:561.40 kB
0 201
下载积分: 2 下载次数: 1

代码说明:

RISC CPU IP CORE 可以用于直接的工程开发应用 有详细的说明书-RISC CPU IP CORE can be used to direct the development and application of the project has a detailed brochure

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 基于Verilog HDL的16位超前进位加法器 分为3个功能子模块
    基于Verilog HDL的16位超前进位加法器 分为3个功能子模块-Verilog HDL-based 16-bit CLA is divided into three functional sub-modules
    2022-02-05 08:39:21下载
    积分:1
  • sram_saa1117verilog
    图像采集、存储控制verilog源代码,fpga控制SAA1117,采集数据存储到sram,仿真编译测试都能通过(Image acquisition, storage, control verilog source code, fpga control SAA1117, collecting data to sram, simulation tests can be compiled by)
    2020-07-09 21:58:55下载
    积分:1
  • 详细介绍modelsim的使用方法,详细的介绍modelsim使用方法
    详细介绍modelsim的使用方法,详细的介绍modelsim使用方法-Details on the use of ModelSim, ModelSim detail using the method
    2023-01-21 22:25:05下载
    积分:1
  • pc104vhdl_change
    PC104总线的CPLD代码,调试已经通过,可以修改应用到其他的工程(PC104 bus CPLD code, debugging has been passed, you can modify the application to other engineering 示例用法:)
    2013-08-29 12:07:43下载
    积分:1
  • zuoye2
    主要编写了一组二进制数据通过根升余弦滤波器后的波形,但并没有使用ISE内部的FIR滤波器内核,该程序相当于编写了一个根升余弦滤波器。(Mainly prepared a set of binary data through the root raised cosine filter waveform after, but did not use the ISE internal FIR filter kernel, the program is equivalent to the preparation of a root raised cosine filter.)
    2013-09-18 15:24:13下载
    积分:1
  • 20181060261-李康_3
    说明:  秒表的实现,有暂停清零功能,Quartus II(Stopwatch realization, has the pause clear function)
    2020-12-26 15:56:03下载
    积分:1
  • LVDS_RX
    说明:  lvds_rx IP核硬件设计代码,使用时注意LVSD_RX模块的延时参数的设置,3.5倍时钟相位的设置(Lvds IP core hardware design code, when using the attention LVSD module delay parameter settings, 3.5 times the clock phase settings)
    2021-04-26 11:38:45下载
    积分:1
  • WM8731_WM8731L
    wm8731音频编解码芯片使用介绍,该手册里面对该芯片进行了详细的描述,对各个单元模块也进行了详细的阐述(the handbook of WM8721/WM8731L)
    2010-05-20 10:47:30下载
    积分:1
  • cmsdk_apb_timer
    说明:  关于计时器 verilog语言,采用arm架构的m3,可以直接应用于soc(About timer verilog language, USES the arm architecture of m3, can be directly applied to soc)
    2021-04-26 12:38:45下载
    积分:1
  • 该项目是用于执行4位arethmatic操作和逻辑操作…
    The project is used to perform the operation of 4 bit arethmatic and logical operation. the projcet is implemented in spartan 3E
    2022-03-21 15:49:24下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载