登录
首页 » VHDL » 交通灯电路,南北方向和东西方向分别按绿灯、黄灯、左拐灯、黄灯、红灯的顺序两灭,数码管显示相应的灯亮的时间的倒计时。已通过编译和仿真。...

交通灯电路,南北方向和东西方向分别按绿灯、黄灯、左拐灯、黄灯、红灯的顺序两灭,数码管显示相应的灯亮的时间的倒计时。已通过编译和仿真。...

于 2023-02-22 发布 文件大小:2.03 MB
0 158
下载积分: 2 下载次数: 1

代码说明:

交通灯电路,南北方向和东西方向分别按绿灯、黄灯、左拐灯、黄灯、红灯的顺序两灭,数码管显示相应的灯亮的时间的倒计时。已通过编译和仿真。-Traffic light circuit, north-south direction and east-west direction respectively green, yellow light, left light, yellow light, red light destroy the order of two, a digital LED display lights the corresponding period of the countdown. Has passed the compilation and simulation.

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • ClockSync
    基于COMTEX-M3的IEEE1588,irigB对时的源程序,包括GPS对时程序,并将对时的结果写入FPGA中(Based COMTEX-M3 of IEEE1588, irigB on time source, including GPS for the program, and writes the results when the FPGA)
    2015-05-12 15:11:03下载
    积分:1
  • realization of the project document ARM system CPLD logic, external resources ha...
    该工程文件实现ARM系统中CPLD的逻辑工作,起到外围资源的逻辑地址译码功能-realization of the project document ARM system CPLD logic, external resources have address decoding logic function
    2022-02-05 23:05:52下载
    积分:1
  • 2路视频光端机的,VHDL源码,使用全FPGA芯片的硬件,内建成帧、时钟、SERDES...
    2路视频光端机的,VHDL源码,使用全FPGA芯片的硬件,内建成帧、时钟、SERDES-2-way video PDH" s, VHDL source code, use the whole FPGA chip hardware, built-in framing, clock, SERDES
    2022-07-17 15:40:45下载
    积分:1
  • FPGA
    用Vrilog产生一个混沌信号,并用MATLAB仿真,画出波形。(With Vrilog generate a chaotic signal simulation using MATLAB, draw the waveform.)
    2012-11-15 20:29:35下载
    积分:1
  • bt656_to_yuv422
    从bt656数据流中提取出同步信号, 适合于搞fpga/cpld开发调式(bt656 internel sync to extern sync singal, bt656 internel sync to extern sync singal)
    2021-03-06 11:19:30下载
    积分:1
  • DAC_sinewave_timer_int
    8051 1Khz sine wave generator. make use of DAC0808 and timer 0 interrupt. Also single led is blinked continuously.
    2011-12-12 13:19:08下载
    积分:1
  • fpga vhdl
    fpga测温的框图和源码 希望能帮到大家 没有测试 紧供参考-fpga vhdl
    2022-07-20 06:55:34下载
    积分:1
  • dec2_4
    decoder 2-4 digital core
    2016-05-20 03:50:28下载
    积分:1
  • dds(1)
    基于DDS的信号发生器设计。DDS,FPGA,Verilog。(Design of signal generator based on DDS.DDS,FPGA,Verilog.)
    2017-07-11 16:36:38下载
    积分:1
  • ALU用VHDL项目
    ALU using VHDL project
    2022-03-22 23:35:27下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载