登录
首页 » VHDL » Hardware Description Language VHDL of the frequency counter program can be used...

Hardware Description Language VHDL of the frequency counter program can be used...

于 2023-01-23 发布 文件大小:348.34 kB
0 135
下载积分: 2 下载次数: 1

代码说明:

硬件描述语言VHDL的频率计程序,可用于做实验,或者初学者借鉴.-Hardware Description Language VHDL of the frequency counter program can be used for experiments, or the beginners learn.

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 05_key_test
    利用FPGA实现对外设按键的控制,例如用户库用按键控制跑马灯的效果(FPGA is used to realize the control of external keys, such as the effect of user database using keys to control the running horse lamp)
    2020-06-16 10:00:11下载
    积分:1
  • SMII 到 MII 转换的VHDL代码
    SMII 到 MII 转换的VHDL代码-SMII to MII conversion of VHDL code
    2023-06-26 06:15:03下载
    积分:1
  • taxione
    说明:  基于VHDL出租车的设计,实现开动、停止的收费功能。(VHDL-based cab design, implementation and running, stop the charging function.)
    2010-04-25 14:33:58下载
    积分:1
  • 阶梯波程序
    LIBRARY IEEE; USE IEEE.STD_LOGIC_1164.ALL; USE IEEE.STD_LOGIC_UNSIGNED.ALL; ENTITY ladder IS PORT(clk,reset:IN STD_LOGIC;
    2023-07-31 13:05:03下载
    积分:1
  • FPGA-Design
    自己搜集的一些FPGA指南教程,包括一些高工们的经验之谈、设计原则,目前正在学习,有一定帮助,分享给大家(Gather their own of some FPGA guide tutorial, including some senior engineers are the voice of experience, design principles, are learning to have some help, to share to everyone)
    2012-11-06 10:58:54下载
    积分:1
  • based on VHDL development of the I486 bus interface procedures. Implementation o...
    基于VHDL语言开发的I486总线接口程序。实现了一个三态的总线,可保证数据的正常传输。-based on VHDL development of the I486 bus interface procedures. Implementation of a three-state bus can ensure that the normal data transmission.
    2023-05-12 23:40:03下载
    积分:1
  • VHDL design classic, it is also useful.
    VHDL经典设计,值得参考。压缩包里面文件直接用记事本打开即可。-VHDL design classic, it is also useful.
    2022-05-26 21:13:44下载
    积分:1
  • vdhl
    4*4键盘设计,能运行,是我自己编译的,是初学者的工具(4* 4 keyboard design, can run my own compilation, is a tool for beginners)
    2009-11-07 01:14:35下载
    积分:1
  • 玩转LVDS_USB
    说明:  verilog 版本,Xilinx玩转USB3.0,LVDS接口(verilog version,Xilinxplay with USB3.0,LVDS)
    2021-01-01 16:01:57下载
    积分:1
  • leadingzero
    使用并行结构对32位数据进行前导零检测,使用Verilog编程(Use parallel structure to the 32-bit data, leading zero detection, using Verilog Programming)
    2010-05-12 10:48:36下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载