登录
首页 » VHDL » SMII 到 MII 转换的VHDL代码

SMII 到 MII 转换的VHDL代码

于 2023-06-26 发布 文件大小:5.24 kB
0 172
下载积分: 2 下载次数: 1

代码说明:

SMII 到 MII 转换的VHDL代码-SMII to MII conversion of VHDL code

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 16b20b_Encoder
    16b20b encoder and decoder
    2013-02-04 13:24:46下载
    积分:1
  • Low
    低通滤波器在QUARTUS7.0开发环境下的文本与框图结合的实现方法的源代码-Low-pass filter QUARTUS7.0 development environment in the text and diagram combination of methods to achieve source code
    2022-11-29 01:15:03下载
    积分:1
  • Fitz_algorithm
    QPSK调制的载波频偏估计,是一个可以调用的函数。接收端进行了一系列的处理。经典的Fitz法(QPSK-carrier frequence offset estimation_ Fitz)
    2013-03-18 14:37:56下载
    积分:1
  • 用于实现sin,cos三角函数计数的VHDL程序代码
    用于实现sin,cos三角函数计数的VHDL程序代码-towards sin, cos trigonometry count VHDL code
    2022-01-25 23:34:00下载
    积分:1
  • 这是一个关于LCD的VHDL代码的例子
    It is a example about LCD by VHDL code
    2022-07-26 14:11:50下载
    积分:1
  • longxin
    龙芯CPU+IP+资源简介,希望大家能够了解自己开发的芯片。(Godson CPU+ IP+ Resource profile, hope that we can understand their own chips.)
    2008-12-10 19:55:39下载
    积分:1
  • 100_Power_Tips_for_FPGA_Designersi
    fpga高手设计实战真经100则,最新的FPGA英文书籍,值得参考学习(100 Power Tips for FPGA Designers,The new FPGA English books, worth learning)
    2013-12-06 19:40:43下载
    积分:1
  • VERILOG五POSPHY LEVEL3电路描述,可综合,已经过检验.
    VERILOG五POSPHY LEVEL3电路描述,可综合,已经过检验.-Five POSPHY LEVEL3 Verilog circuit description can be integrated, has been tested.
    2022-02-20 20:59:44下载
    积分:1
  • VHDL实现SPI功能源代码
    VHDL实现SPI功能源代码 -- The SPI bus is a 3 wire bus that in effect links a serial shift -- register between the "master" and the "slave". Typically both the -- master and slave have an 8 bit shift register so the combined -- register is 16 bits. When an SPI transfer takes place, the master and -- slave shift their shift registers 8 bits and thus exchange their 8 -- bit register values.-SPI realize the functional VHDL source code The SPI bus is a 3 wire bus that in effect links a serial shift register between the
    2022-01-26 00:50:40下载
    积分:1
  • uart_fifo
    一份带有FIFO缓存的UART源码,采用verilog编写,实现批量数据的传输,数据缓存量可以通过修改源码中的FIFO的深度来改变。(This is a UART with FIFO. The UART is programmed using verilog, it can transmit or receive batch data. The amount of data buffered can be changed by changing the depth of FIFO.)
    2021-04-25 22:38:46下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载