-
xapp585
LVDS并行数据传输,来自XILINX官网(LVDS Parallel Data Transfer)
- 2020-06-29 08:20:02下载
- 积分:1
-
[verilog]dcfifo_256x32
双时钟域FIFO(This is self-defined Dual-Clock FIFO, using logic lut resources.
Dual-Clock FIFO,
Depth: 256
Width: 32
USEDW: Y
FULLL:Y
EMPTY:Y)
- 2017-05-10 13:25:41下载
- 积分:1
-
译码器,将八位输出转换为七段译码显示,相当于7448驱动译码管...
译码器,将八位输出转换为七段译码显示,相当于7448驱动译码管-Decoder, the 8 output is converted to seven segment decoding shows that the equivalent of 7448
- 2022-05-30 05:04:27下载
- 积分:1
-
RAM控制的VHDL实现 真的很有用
RAM控制的VHDL实现 真的很有用 -VHDL implementation of the RAM control true true useful useful
- 2023-09-01 03:40:03下载
- 积分:1
-
frame_syn
通信系统中数据的传输以帧为单位,在FPGA中帧头检测是通信系统中的一部分,该程序实现了FPGA中帧头的检测。(Transmission of data in a communication system in units of frames, the frame header is detected in the FPGA part of the communication system, the realization of the frame header is detected in the FPGA.)
- 2014-08-27 16:02:54下载
- 积分:1
-
我用VHDL写的正弦,用FPGA内部ROM,有仿真testbench,在quartus里可以运行。在板子里已经验证...
我用VHDL写的正弦,用FPGA内部ROM,有仿真testbench,在quartus里可以运行。在板子里已经验证-I used to write VHDL sinusoidal, using FPGA internal ROM, has simulation testbench, you can run in Quartus. Yard has already been verified in the plates
- 2022-07-25 14:12:00下载
- 积分:1
-
vhdl 加法器 vhdl 加法器
vhdl 加法器
vhdl 加法器 vhdl 加法器
vhdl 加法器-vhdl adder vhdl adder vhdl adder
- 2022-09-01 23:25:03下载
- 积分:1
-
full adder设计代码,verilog 语言描述,通过modelsim 仿真,quartus综合...
full adder设计代码,verilog 语言描述,通过modelsim 仿真,quartus综合-full adder design code, verilog language to describe, through the ModelSim simulation, quartus integrated
- 2022-06-30 03:26:15下载
- 积分:1
-
dgnszsz
多功能数字钟,在quartusII软件平台上实现的verilog源代码。大家试试看。(Multifunctional digital clock in quartusII software platform to achieve the verilog source code. We try.)
- 2013-09-20 10:20:31下载
- 积分:1
-
an471
说明: FPGA PLL 分析,包括时序分析等等。。。。。。。。。(FPGA PLL Analysis)
- 2010-04-25 20:35:08下载
- 积分:1