登录
首页 » VHDL » 基于vhdl的dds设计

基于vhdl的dds设计

于 2022-12-25 发布 文件大小:516.70 kB
0 122
下载积分: 2 下载次数: 1

代码说明:

基于vhdl的dds任意函数发生器的实现和仿真

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • Construction-and-Experimental-Evaluations-of-User
    Construction and Experimental Evaluations of User-Centered Power
    2011-11-29 08:35:34下载
    积分:1
  • This is what I found online vhdl language used to write the sdram controller cod...
    这是我从网上找到的用vhdl语言写的sdram控制器的代码。我的邮箱:wleechina@163.com-This is what I found online vhdl language used to write the sdram controller code. My mail : wleechina@163.com
    2022-03-26 03:30:04下载
    积分:1
  • FPGA
    基于FPGA设计ADC0809采样控制器原代码-FPGA-based design ADC0809 Sampling Controller source
    2022-05-30 01:45:47下载
    积分:1
  • led_test
    在Quartus II 上编程的基于FPGA的LED显示实验(Programming in the Quartus II LED display experiment based on FPGA )
    2013-08-13 08:55:45下载
    积分:1
  • 用VHDL写的4*4乘法器,学习VHDL语言的可以
    用VHDL写的4*4乘法器,学习VHDL语言的可以-Use VHDL to write the 4* 4 multiplier, learning VHDL language can be
    2022-02-11 23:38:12下载
    积分:1
  • VHDL实现PI调节的算法。内部使用整数计算,避开了浮点数的运算。仿真结果正确...
    VHDL实现PI调节的算法。内部使用整数计算,避开了浮点数的运算。仿真结果正确-VHDL realize PI regulator algorithm. Internal use integer calculations to avoid the floating point arithmetic. The simulation results correctly
    2022-02-05 16:23:16下载
    积分:1
  • 12
    说明:  用FPGA进行等精度频率和相位差测量的程序,本程序是在EPEC6Q240C8下的程序(Carried out with the FPGA such as the frequency and phase measurement precision of the procedure, this procedure was the procedure under the EPEC6Q240C8)
    2010-03-03 17:42:11下载
    积分:1
  • Rotating coordinates high
    高速计算机旋转坐标算法的硬件实现,用于快速傅里叶算法的核心单元-Rotating coordinates high-speed computer hardware algorithm for fast Fourier algorithm is the core unit
    2022-02-16 05:47:02下载
    积分:1
  • xilinx the frequency generator VHDL source code, spartan3 can run in the learnin...
    xilinx提供的频率发生器的VHDL源码,可以运行在spartan3的学习开发板上。-xilinx the frequency generator VHDL source code, spartan3 can run in the learning development board.
    2022-04-28 04:38:57下载
    积分:1
  • world clock
    世界时钟,最简单的vhdl的fpga设计,是vhdl语言的入门级,jigon供参考娱乐
    2022-01-28 20:54:25下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载