登录
首页 » VHDL » 寄存器的VHDL源码.可能有点简单 新手大家间量 希望和大家学习...

寄存器的VHDL源码.可能有点简单 新手大家间量 希望和大家学习...

于 2022-12-21 发布 文件大小:806.00 B
0 179
下载积分: 2 下载次数: 1

代码说明:

寄存器的VHDL源码.可能有点简单 新手大家间量 希望和大家学习-VHDL source register. May be a bit simple volume between novice you would like to learn

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • Crack_QII_13.1_Windows
    采用骏龙科技这个13.1新版本破解器.对于已经用了老版本破解器的网友,请把bin和bin64下的sys_cpt.dll删除,然后把sys_cpt.dll.bak名字改成sys_cpt.dll,也就是先恢复正版,然后用这个破解器破解。注意老的license文件也要删除,改用这个新版本破解器附带的license(Cytech Technology 13.1 using the new version of this cracker. Has been used for the old version cracker users, please sys_cpt.dll bin and bin64 under Delete, and then changed the name of the sys_cpt.dll.bak sys_cpt.dll, which is first restore genuine, then use this cracker to crack. Note that the old license file should be deleted in favor of this new version of the license that came with crack)
    2021-03-04 09:59:32下载
    积分:1
  • 坦克游戏的VHDL代码
    坦克游戏用VHDL语言编写。Altera的随身携带套件DE1。PS2键盘接口和VGA
    2022-03-14 20:16:04下载
    积分:1
  • 基于fpga的信号发生器DDS
    说明:  基于fpga的信号发生器,通过调整按键可以生成正弦波,方波,三角波,锯齿波(Sine wave, square wave, triangular wave, sawtooth wave)
    2020-07-19 21:21:12下载
    积分:1
  • hdl-master
    ADI ad9361 vivado 下源代码(ADI ad9361 vivado source code)
    2015-08-30 21:39:28下载
    积分:1
  • codelock
    说明:  用VHDL实现密码锁功能,用状态机实现,分管理员和用户两种功能,可分别修改密码,重置密码等。(codelock,VHDL,state)
    2010-03-19 13:32:14下载
    积分:1
  • 16位CUPIP核,完全运行的好的东西,可以直接拿来用的!
    16位CUPIP核,完全运行的好的东西,可以直接拿来用的!-16 CUPIP nuclear, full of good things to run, can be directly used to use!
    2022-07-27 19:00:19下载
    积分:1
  • lab_instructions3
    The objective of the labs today is to give you a basic understanding of FPGA design and enough experience to begin your own FPGA design with the ISE 10.1 tools and the Xilinx Spartan-3A DSP 1800A Starter Kit.
    2010-12-31 17:16:42下载
    积分:1
  • BLDC_Simplorer_Maxwell_Cosimulation
    这个是永磁无刷直流电机的本体结构和控制电路的联合仿真,既可以设计电机的结构,又可以搭电机的控制系统。(This is the body structure of the permanent magnet brushless DC motor and control circuit co-simulation, both the structure of the motor can be designed, they can take control of the motor system.)
    2021-03-26 11:39:13下载
    积分:1
  • 数字频率计
    设计一简易数字频率计,其基本要求是: 1)测量频率范围0~999999Hz; 2)最大读数999999HZ,闸门信号的采样时间为1s;. 3)被测信号可以是正弦波、三角波和方波; 4)显示方式为6位十进制数显示; 5)具有超过量程报警功能。 5)输入信号最大幅值可扩展。 6)测量误差小于+-0.1%。 7)完成全部设计后,可使用EWB进行仿真,检测试验设计电路的正确性。(The basic requirements of designing a simple digital frequency meter are: 1) The measuring frequency range is 0-999999 Hz. 2) The maximum reading is 999999HZ, and the sampling time of gate signal is 1 s. 3) The measured signal can be sine wave, triangle wave and square wave. 4) The display mode is 6-bit decimal number display. 5) It has alarm function beyond range. 5) The maximum amplitude of input signal can be expanded. 6) The measurement error is less than +0.1%. 7) After completing all the design, EWB can be used to simulate and test the correctness of the circuit.)
    2019-06-20 12:47:51下载
    积分:1
  • Synchronous Resets Asynchronous Resets I am so confused! How will I ever know wh...
    Synchronous Resets? Asynchronous Resets?I am so confused!How will I ever know which to use? 复位信号的论文-Synchronous Resets Asynchronous Resets I am so confused! How will I ever know which to use Minute Signal-paper
    2022-03-02 03:52:16下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载