-
SystemOfTaxiFeeBasedOnVerilogHDL
摘 要:以上海地区的出租车计费器为例,利用Verilog HDL语言设计了出租车计费器,使其具有时间
显示、计费以及模拟出租车启动、停止、复位等功能,并设置了动态扫描电路显示车费和对应时间,显示
了硬件描述语言Verilog—HDL设计数字逻辑电路的优越性。源程序经MAX+PLUS Ⅱ软件调试、优
化,下载到EPF1OK10TC144—3芯片中,可应用于实际的出租车收费系统。
关键词:Verilog HDL;电子自动化设计;硬件描述语言;MAX+PLUSⅡ(Abstract: Shanghai taxi meter as an example, the use of Verilog HDL language designed taxi meter so that it will have the time display, billing, as well as analog taxis to start, stop, reset and other functions, and set up a dynamic scanning circuit shows that the fare and the corresponding time, shows the hardware description language Verilog-HDL design of the superiority of digital logic circuits. Source by MAX+ PLUS Ⅱ software debugging, optimization, downloaded to EPF1OK10TC144-3 chip, can be applied to the actual taxi fare collection system. Keywords: Verilog HDL electronic design automation hardware description language MAX+ PLUS Ⅱ)
- 2007-09-11 10:52:52下载
- 积分:1
-
VHDL参数化浮点乘法器
资源描述利用VHDL语言编写的浮点乘法器,可自定义浮点数位数,即乘数的参数化。具体为二进制有符号的浮点乘法器,二进制补码进行浮点运算。浮点数的表示是仿照IEEE格式,设置成自定义形式。
- 2022-01-31 20:33:10下载
- 积分:1
-
MS5611控制 温度 压力 fpga vhdl
利用vhdl 语言实现对ms5611的控制,读取温度值和压力值
- 2023-04-17 17:10:03下载
- 积分:1
-
LDPCtest
ldpc编码器ru算法的verilog语言的完整实现,希望对您有用(ldpc encoder, RU, VERILOG,altera)
- 2021-01-07 14:08:53下载
- 积分:1
-
svpwm3
说明: 基於空間向量調變的開關法,在於載波做比較切出方波再送至開關讓馬達啟動(Based on the switching method of space vector modulation, the square wave is cut out for carrier comparison and sent to the switch to start the moto)
- 2019-01-04 16:07:37下载
- 积分:1
-
IIC slave controller source code
IIC slave controller source code
- 2022-02-15 09:45:19下载
- 积分:1
-
这是一个数字时钟数字逻辑电路,整个工程包上传…
这是一个数字时钟的数字逻辑电路,整个工程打包上传,时钟可以计时、校时、整点报时、定时闹钟。使用电路图实现的。在quatarsII里面仿真的并且下载到DE2板上运行过。-This is a digital clock digital logic circuits, the whole project package upload, the clock could be time, school hours, the whole point timekeeping, timing alarm clock. The use of circuit implementation. The quatarsII inside the simulation, and downloaded to the DE2 board to run-off.
- 2022-08-06 10:22:24下载
- 积分:1
-
UART
本代码用verilog语言配合sopc和nios实现了串口调试的目的。软件编程用C语言描述,只是比较简单的例子,适合初学者做了解用,本人亲自在EP2C8Q上实践。(The code to use verilog language sopc and nios achieved with serial debugging purposes. Software programming using C language description, but relatively simple example for beginners to do with understanding, I personally EP2C8Q on practice.)
- 2013-09-11 10:48:17下载
- 积分:1
-
leadingzero
使用并行结构对32位数据进行前导零检测,使用Verilog编程(Use parallel structure to the 32-bit data, leading zero detection, using Verilog Programming)
- 2010-05-12 10:48:36下载
- 积分:1
-
ces_svtb_2011.12
synopse sv培训lab,是学习systemverilog非常好的资料,放心下载。(synopsis sv training lab)
- 2021-04-19 11:18:51下载
- 积分:1