-
AN66806
提供了利用 GPIF 对 FX2LP 与同步 FIFO CY7C4625-15AC 之间的接口进行设计的源代码(Provides for the use of GPIF FX2LP and synchronization FIFO CY7C4625-15AC to design the interface between the source code)
- 2013-08-13 14:42:55下载
- 积分:1
-
一个使用VHDL设计的具有强大功能的32位CPU,这个文件包含了与之配套的DDR控制器程序!...
一个使用VHDL设计的具有强大功能的32位CPU,这个文件包含了与之配套的DDR控制器程序!-A VHDL design with the use of powerful 32-bit CPU, this document contains a complete set of DDR controller program!
- 2023-08-19 21:45:03下载
- 积分:1
-
M25P80 serial memory for applications Verilog program
针对串行存储器M25P80应用的verilog程序-M25P80 serial memory for applications Verilog program
- 2022-03-12 06:10:14下载
- 积分:1
-
Quartusrs232
串口通讯,与硬件联通调试过,收发程序是分开的。(Serial Communication)
- 2009-05-04 14:53:06下载
- 积分:1
-
至于FSK调制原理就不多说了,这里做的一个实验是二进制频移键控。发送一组码元,通过响应的键控电路监测是发1还是发0然后选择频率控制正余弦电路波形。...
至于FSK调制原理就不多说了,这里做的一个实验是二进制频移键控。发送一组码元,通过响应的键控电路监测是发1还是发0然后选择频率控制正余弦电路波形。-see
- 2022-05-23 04:28:41下载
- 积分:1
-
UART
说明: 基于FPGA设计的串口发送及接收程序,波特率可调(FPGA - based serial port sending and receiving)
- 2020-06-18 23:20:01下载
- 积分:1
-
reference
早迟门(early late gate),比特同步算法,该文档详细的说明了早迟门算法的原理以及具体的实现步骤(Early late gate (early late gate), bit synchronization algorithm, the document explains in detail the principles of early-late gate method and the specific implementation steps)
- 2015-04-30 15:06:04下载
- 积分:1
-
encoding-decoding
卷积码编码译码程序以及其modelsim仿真波形文件等(Convolutional code encoding and decoding procedures and the Modelsim simulation waveform file)
- 2020-12-27 20:59:03下载
- 积分:1
-
sht30
温湿度传感器sht30驱动,系统时钟为125M可读出温湿度。(sht30 driver,sysclk=125MHZ)
- 2020-09-28 17:07:44下载
- 积分:1
-
Verilog written procedures for counting frequency meter module,
verilog写的频率计程序的计数模块,-Verilog written procedures for counting frequency meter module,
- 2022-03-20 18:03:19下载
- 积分:1