登录
首页 » VHDL » SDH接收处理

SDH接收处理

于 2023-07-26 发布 文件大小:256.98 kB
0 157
下载积分: 2 下载次数: 1

代码说明:

模拟SDH帧结构,设计了状态机,能从连续传输的SDH字节流中找出帧头;从SDH字节流中,提取E2字节,并按照64K速率分别串行输出E2码流及时钟;设计了输入信号,输出包括E2串行数据、E2串行时钟和SDH帧头位置指示

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • edc_spi_command
    单片机和FPGA的通信程序,发送5个数,传输稳定,可以自行修改可一次传多个数(MCU and FPGA communication program, send five the number of stable transmission, you can modify the number may be more than one pass)
    2013-09-14 21:09:52下载
    积分:1
  • CACPU
    basic cpu design in verilog
    2016-01-11 23:26:01下载
    积分:1
  • 这个代码是Verilog HDL。
    this Code is in verilog HDL. This Code is for piplined processor with 4 opcode. this will work in three cycle latch, decode and exicute.. test bench for xilinx ise is laos given
    2022-02-12 09:39:12下载
    积分:1
  • generate-white-noise-with-fpga
    一共7篇文章,介绍了使用fpga产生任意分布白噪声的方法,值得借鉴(A total of seven articles, describes using fpga to generate arbitrary distribution of white noise, it is worth learning)
    2012-12-21 16:41:35下载
    积分:1
  • breathingLED
    stc12c5a60s2单片机做的两路呼吸灯,可以用ad和按键控制闪动频率(stc12c5a60s2 SCM done with the two breathing lights, you can use the ad and buttons to control the flashing frequency)
    2013-05-10 15:33:18下载
    积分:1
  • LDPCtest
    ldpc编码器ru算法的verilog语言的完整实现,希望对您有用(ldpc encoder, RU, VERILOG,altera)
    2021-01-07 14:08:53下载
    积分:1
  • Detailed description of the FPGA design flow of the entire FPGA design flow full...
    详细的说明了FPGA设计的整个流程 FPGA设计全流程Modelsim>>Synplify.Pro>>ISE-Detailed description of the FPGA design flow of the entire FPGA design flow full Modelsim> > Synplify.Pro> > ISE
    2022-11-01 22:10:02下载
    积分:1
  • read-string-from-FLASH
    read data of type character from flash memory
    2013-09-08 03:49:15下载
    积分:1
  • 标准的异步串口通讯设计程序――基于VHDL编程
    标准的异步串口通讯设计程序――基于VHDL编程-communication design programme of standard asynchronous serial port base on VHDL programme
    2023-04-04 00:20:03下载
    积分:1
  • unishift
    An universal shift register performs the following tasks load, right shift ,left shift and parallel load as the selection inputs are 00,01,10,11 respectively. Such a register is implemented here in Quartus.
    2009-09-24 18:56:48下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载