登录
首页 » VHDL » 以太网MAC core.this是etherenet UDP的应用

以太网MAC core.this是etherenet UDP的应用

于 2022-02-10 发布 文件大小:144.19 kB
0 170
下载积分: 2 下载次数: 1

代码说明:

ethernet mac core.this is the etherenet udp application

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • widgets
    CSS配合jquery制作完美漂亮的时钟,貌似在IE8下时钟不能获取时间啊!支持ie9、chrome、safari、firefox、opera (Chrome显示效果最佳,IE9下时钟无法工作)日历和骰子是原创,CSS3时钟并非原创但经过改良支持opera。数字日历的兼容性不错,圆形时钟就差点了,也希望一起交流,共同改进。(CSS with the jquery make perfect beautiful clock, seemingly in IE8 under the clock can not get the time ah! Support ie9, chrome, safari, firefox, opera (Chrome show the best results, the clock does not work under IE9) calendar and dice is original, CSS3 clock is not original but after improved support opera. Digital calendar compatibility is good, almost round the clock on, and also hope together, and work together to improve.)
    2014-10-31 09:25:37下载
    积分:1
  • QAM
    实现QAM调制功能和QAM解调功能的代码.(Realize QAM modulation function and QAM demodulation function code.)
    2021-02-22 18:19:41下载
    积分:1
  • 收集的QuartusII的使用手册,包含了几个pdf文件,比较不错的参考手册...
    收集的QuartusII的使用手册,包含了几个pdf文件,比较不错的参考手册-Collected QuartusII s manual contains a number of pdf files, compare a good reference manual
    2023-05-22 15:35:09下载
    积分:1
  • DAC0832
    DAC0832的Verilog代码,适用于与ADC0809同时学习,效果明显!(DAC0832 Verilog code, applicable at the same time with ADC0809 learning, the effect is obvious!)
    2012-10-17 11:04:32下载
    积分:1
  • 16 point radix 2
    使用 c languageit 的 16 点基 2 fft 代码将 16 点时间域序列转换为频率域
    2022-10-05 23:25:03下载
    积分:1
  • sph-original-codes
    SPH的原始代码,希望可以帮到大家啊关于模拟poiseuille的(simulate poiseuille fuild)
    2020-10-22 10:27:23下载
    积分:1
  • VHDL-TESTBENCH
    VHDL TESTBENCH书写规范,对学习FPGA的同学很有帮助,掌握仿真语言书写规范。(VHDL TESTBENCH description of the norms, the students learn FPGA helpful, master the language of simulation techniques)
    2016-12-15 21:33:24下载
    积分:1
  • vhdl code for alu and detemines the basic components of alu unit in cpu system
    vhdl code for alu and detemines the basic components of alu unit in cpu system
    2022-02-05 00:57:01下载
    积分:1
  • 16_QAM
    用verilog 语言编译16QAM调制(a great complied code of 16QAM modulation for OFDM)
    2013-09-02 16:23:40下载
    积分:1
  • taxi
    利用Verilog HDL语言设计了出租车计费器,使其具有时间 显示、计费以及模拟出租车启动、停止、复位等功能,并设置了动态扫描电路显示车费和对应时间,显示 了硬件描述语言Verilog—HDL设计数字逻辑电路的优越性。(Design using Verilog HDL language a taxi meter, it has time display, billing and simulation taxi start, stop, reset and other functions, and set dynamically display scanning circuit and the corresponding time fare, shows the hardware description language Verilog-HDL design advantages of digital logic circuits.)
    2011-08-30 08:18:51下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载