登录
首页 » VHDL » 完成一个FIR数字滤波器的设计。要求: 1、 基于直接型和分布式两种算法。 2、 输入数据宽度为8位,输出数据宽度为16位。 3、 滤波器的阶数为1...

完成一个FIR数字滤波器的设计。要求: 1、 基于直接型和分布式两种算法。 2、 输入数据宽度为8位,输出数据宽度为16位。 3、 滤波器的阶数为1...

于 2022-10-24 发布 文件大小:5.01 kB
0 233
下载积分: 2 下载次数: 1

代码说明:

完成一个FIR数字滤波器的设计。要求: 1、 基于直接型和分布式两种算法。 2、 输入数据宽度为8位,输出数据宽度为16位。 3、 滤波器的阶数为16阶,抽头系数分别为h[0]=h[15]=0000,h[1]=h[14]=0065,h[2]=h[13]=018F,h[3]=h[12]=035A,h[4]=h[11]=0579,h[5]=h[10]=078E,h[6]=h[9]=0935,h[7]=h[8]=0A1F。 -Completion of a FIR digital filter design. Requirements: one, based on the direct type and distributed two algorithms. 2, input data width of 8, the output data width of 16. 3, filter order of 16 bands, tap coefficients for h [0] = h [15] = 0000, h [1] = h [14] = 0065, h [2] = h [13] = 018F , h [3] = h [12] = 035A, h [4] = h [11] = 0579, h [5] = h [10] = 078E, h [6] = h [9] = 0935, h [7] = h [8] = 0A1F.

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 08_4_hdmi_loop
    说明:  HDMI做为视频输出输入接口已经广泛使用很长时间,主要通过TMDS差分编码传输。本实验通过在HDMI屏幕上显示彩条和输入输出环通实验,来练习视频的时序和视频颜色的表示,为后面视频处理实验做个基础。(HDMI as video output input interface has been widely used for a long time, mainly through TMDS differential coding transmission. In this experiment, by displaying color bars and input/output loop experiments on HDMI screen, video timing sequence and video color representation are practiced to lay a foundation for video processing experiments later)
    2020-06-17 09:00:02下载
    积分:1
  • the booth algorithm to implement the 32bit 's multiplication.
    the booth algorithm to implement the 32bits multiplication.-the booth algorithm to implement the 32bit "s multiplication.
    2022-10-16 05:40:03下载
    积分:1
  • VHDLVERILOG语言实现的CARDBUS的IP源码,已经实现现场应用
    VHDLVERILOG语言实现的CARDBUS的IP源码,已经实现现场应用-CARDBUS IP CORE
    2022-03-12 11:28:40下载
    积分:1
  • VHDL language H.264 realize the opencore, meaning that documents, information su...
    VHDL语言实现H.264的opencore,内涵说明文档、源码和文献等资料。 -VHDL language H.264 realize the opencore, meaning that documents, information such as source code and documentation.
    2022-01-24 18:33:09下载
    积分:1
  • ps2interface
    one of example about hardware design language
    2009-12-25 07:17:18下载
    积分:1
  • key_test
    fpga的按键程序,实现按键和led的对应点亮。(The key program of FPGA realizes the corresponding lighting between keys and led.)
    2018-04-13 00:00:28下载
    积分:1
  • wavelet
    基于DB8小波变换的verilog代码设计,支持Avalon总线(Verilog DB8 Wavelet Transform Based on code design, support Avalon bus)
    2011-01-11 13:45:55下载
    积分:1
  • 这是一个在Quartus II软件中编写的vhdl程序。程序下载后可用蜂鸣器播放音乐...
    这是一个在Quartus II软件中编写的vhdl程序。程序下载后可用蜂鸣器播放音乐 -This is a Quartus II software in the preparation of the VHDL program. After the buzzer can be used to download music player
    2022-06-14 11:30:29下载
    积分:1
  • Top module name : SHIFTER (File name : SHIFTER.v) 2. Input pins: SHIFT [3:0],...
    Top module name : SHIFTER (File name : SHIFTER.v) 2. Input pins: SHIFT [3:0], IN [15:0], SIGN, RIGHT. 3. Output pins: OUT [15:0]. 4. Input signals generated from test pattern are latched in one cycle and are synchronized at clock rising edge. 5. The SHIFT signal describes the shift number. The shift range is 0 to 15. 6. When the signal RIGHT is high, it shifts input data to right. On the other hand, it shifts input data to left. 7. When the signal SIGN is high, the input data is a signed number and it shifts with sign extension. However, the input data is an unsigned number if the signal SIGN is low. 8. You can only use following gates in Table I and need to include the delay information (Tplh, Tphl) in your design.
    2022-04-13 06:40:15下载
    积分:1
  • emifa_ram
    FPGA与DSP的EMIF通信,EMIF的RAM这方面相应的程序(FPGA and DSP EMIF communication)
    2020-12-01 15:49:26下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载