登录
首页 » VHDL » 6通道正弦波发生器,产生频率,相位,幅值都可调的正弦波形...

6通道正弦波发生器,产生频率,相位,幅值都可调的正弦波形...

于 2022-10-22 发布 文件大小:1.74 kB
0 141
下载积分: 2 下载次数: 1

代码说明:

6通道正弦波发生器,产生频率,相位,幅值都可调的正弦波形-6-channel sine wave generator, resulting in frequency, phase, amplitude of the sinusoidal waveform are adjustable

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • CLZ32
    针对32位MIPS微处理器中CLZ指令(对单个字高位连零进行计数)的实现电路,使用了类似于超前进位的逻辑结构。包含测试文档,以及Design Compile所用的环境和脚本。(The CLZ instruction counts the number of leading zeros in a word. The 32-bit word in the GPR rs is scanned from most-significant to least-significant bit.The number of leading zeros is counted and the result is written to the GPR rd. If all 32 bits are cleared in the GPR rs, the result written to the GPR rd is 32. )
    2021-03-31 19:39:08下载
    积分:1
  • 110819_1
    基于sopc的lcd时钟,开发工具为nios ii和quartus ii9.0(Based on sopc the lcd clock, development tools for the nios ii and quartus ii9.0)
    2011-08-22 10:28:50下载
    积分:1
  • rfid new code
    In the data management system a significant role of the Data link layer is to convert the unreliable physical link between reader and tag into a reliable link. Therefore, the RFID system employs the Cyclic Redundancy Check (CRC) as an error detection scheme. In addition for reader to communicate with the multiple tags, an anti-collision technique is required. The technique is to coordinate the communication between the reader and the tags. The common deterministic anti-collision techniques are based on the Tree algorithm such as the Binary Tree and the Query Tree algorithms.
    2019-04-30 16:54:27下载
    积分:1
  • ANALYSIS-OF-FULL-ADDER
    DESCRIPTION OF FULL ADDER
    2013-11-12 13:32:19下载
    积分:1
  • Xilinx_2018_Licenses_Downloadly.ir
    说明:  Xilinx Licenses 2018
    2020-06-25 08:20:01下载
    积分:1
  • VHDL参考例程
    VHDL参考例程--日如DAC0832接口电路程序-VHDL reference routines- on procedures such as the DAC0832 Interface Circuit
    2022-03-23 11:58:49下载
    积分:1
  • ofdm的verilog程序 利用FPGA实现
    ofdm的verilog程序 利用FPGA实现-OFDM FPGA using the Verilog procedures realize
    2022-08-07 01:11:15下载
    积分:1
  • Lab3_mux24a
    4位2选1多路选择器的设计与实现。nexy3开发板。本实验中用Verilog语句来描述。(Xilinx ISE 12.3.nexy3.)
    2014-03-30 09:31:54下载
    积分:1
  • log10(x)
    Fixed-point base-2 logarithm (DW_log2) // Computes the base-2 logarithm of a fixed point value in the // range [1,2).
    2014-09-11 19:58:10下载
    积分:1
  • ADC_TCL5510-verilog
    verilog 驱动TLC5510代码,TLC5510是高速的AD,可达20MHz(verilog code driven TLC5510, TLC5510 is a high-speed AD, up to 20MHz)
    2020-08-13 21:28:29下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载