登录
首页 » VHDL » verilog源码,可实现两位的加法器,在xillinx foundation 3.1下验证通过...

verilog源码,可实现两位的加法器,在xillinx foundation 3.1下验证通过...

于 2022-10-11 发布 文件大小:608.89 kB
0 165
下载积分: 2 下载次数: 1

代码说明:

verilog源码,可实现两位的加法器,在xillinx foundation 3.1下验证通过-verilog source, the two can achieve Adder, In xillinx foundation 3.1 certification through

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • Xilinx PCIcore have a detailed description of official documents, to support the...
    锡林克斯巴达官方文件有详细说明,支持斯巴达、顶点
    2022-02-27 03:33:26下载
    积分:1
  • cnt60
    60进制计数器,(由一六进制和十进制连线组成)(60 binary counter (hexadecimal and decimal by a connection form))
    2011-11-29 10:48:37下载
    积分:1
  • CH2CH1VHDL 数字电路参考书所有程序3
    CH2CH1VHDL 数字电路参考书所有程序3-CH2CH1VHDL digital circuit reference all three procedures
    2022-05-29 17:53:40下载
    积分:1
  • grlib-gpl-1.1.0-b4108
    gaisler公司在2011年发布的的leon3的源代码!(source code of leon3 )
    2012-05-12 00:12:20下载
    积分:1
  • DA
    DOCUMENT ON DISTRIBUTED ARITHMATIC
    2014-02-05 17:06:51下载
    积分:1
  • TCD1304_drive
    FPGA驱动TCD1304AP线阵CCD,并经采集将数据通过串口传输至上位机(FPGA drives TCD1304AP linear CCD, and by collecting the data transmitted through the first bit machine serial)
    2021-05-15 18:30:02下载
    积分:1
  • modelsim_ug
    Mentor Graphics ModelSim User s Guide Software v6.3g
    2010-04-18 13:30:25下载
    积分:1
  • vhdl_fir
    在matlab仿真的基础上,用maxplus2实现等波纹法的程序代码(In matlab simulation, based on the use of such corrugated maxplus2 realize law code)
    2008-05-21 20:30:35下载
    积分:1
  • source
    I2C MASTER DESIGNED by Verilog
    2020-06-18 23:40:02下载
    积分:1
  • 电子密码锁
    电子密码锁-Electronic Code Lock
    2022-09-25 17:35:03下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载