-
pinlvji
使用FPGA测量频率大小,并且在数码管上进行显示(Frequency measurement using FPGA and display on digital tube)
- 2020-06-18 10:20:02下载
- 积分:1
-
bist verilog
说明: design and implementation of bist using verilog
- 2019-12-04 12:10:29下载
- 积分:1
-
verilog HDL
DS18B20温度模块,LCD1602显示(DS18B20 Temperature Module, LCD1602 Display)
- 2020-09-04 15:08:06下载
- 积分:1
-
counter2
spartan-3e fpga vhdl 实现的计数器 记满后点亮小灯(spartan-3e fpga vhdl counter to light led)
- 2012-04-23 16:38:30下载
- 积分:1
-
ofdm_system_implementation_by_verilog
它是利用FPGA实现OFDM系统的整体设计,包括两部分,一部分是发射机,另一部分是接收机。
- 2022-07-05 07:37:23下载
- 积分:1
-
syn_rd_wr_fifo
该代码实现了FPGA对USB芯片68013的读写,语言是VERLOD,试验通过。(The code to achieve the FPGA read and write 68013 on the USB chip, the language is VERLOD, through the test.
)
- 2015-05-02 14:34:16下载
- 积分:1
-
vhdl
code for fft non synthesisable in xilinx ise
- 2013-09-30 13:16:13下载
- 积分:1
-
usbFPGAconnect
该例程是PC机通过FX2-CY7C68013-A的USB2.0控制芯片与FPGA实现通信。其中的工程和代码包括PC机上的USB固件程序、驱动程序、上位机程序,FPGA上的VERILOG通信程序。(The routine is a PC, through the FX2-CY7C68013-A of the USB2.0 controller chip and the FPGA to achieve communication. One of the projects and code, including PC, the USB firmware, drivers, FPGA' s Communication Program)
- 2021-04-08 15:19:00下载
- 积分:1
-
edge_detect_p
用于检测信号上升沿,输出与时钟相关的正脉冲(Detect the rising edge of the signal)
- 2012-03-27 14:49:21下载
- 积分:1
-
FRUDH
用VHDL实现频率计,可测量输入脉冲的频率,并进行简单校正(Realize the frequency of use of VHDL in terms of measurable input pulse frequency, and a simple correction)
- 2008-07-07 20:13:30下载
- 积分:1